FALXT972MCCA4 datasheet(35/92 Pages) INTEL

35 / 92 page

Intel

® LXT972M Single-Port 10/100 Mbps PHY Transceiver

Datasheet

Document Number: 302875-005

Revision Date: 27-Oct-2005

5.5.1.2

Manual Next Page Exchange

“Next Page Exchange” information is additional information that exceeds the information required

by Base Page exchange and that is sent by “Next Pages”. The LXT972M Transceiver fully

supports the IEEE 802.3 standard method of negotiation through the Next Page exchange.

The Next Page exchange uses Register 7 to send information and Register 8 to receive it. Next

Page exchange occurs only if both ends of the link partners advertise their ability to exchange Next

Pages. Register bit 6.1 is used to make manual next page exchange easier for software. This

in Register 6 and assuming there is valid information in Registers 5 and 8.

5.5.1.3

Controlling Auto-Negotiation

When auto-negotiation is controlled by software, Intel recommends the following steps:

1. After power-up, power-down, or reset, the power-down recovery time (specified in Table 39,

“Intel® LXT972M Transceiver RESET_L Pulse Width and Recovery Timing” on page 74)

must be exhausted before proceeding.

2. Set the Auto-Negotiation Advertisement Register bits in Register 4 as desired.

3. Enable auto-negotiation. (Set MDIO Register bit 0.12 = 1.)

4. To ensure proper operation, enable or restart auto-negotiation as soon as possible after writing

to Register 4.

5.5.2

Parallel Detection

In parallel with auto-negotiation, the LXT972M Transceiver also monitors for 10 Mbps Normal

Link Pulses (NLP) or 100 Mbps Idle symbols. If either symbol is detected, the device

automatically reverts to the corresponding speed in half-duplex mode. Parallel detection allows the

LXT972M Transceiver to communicate with devices that do not support auto-negotiation.

When parallel detection resolves a link, the link must be established in half-duplex mode.

According to IEEE standards, the forced link partner cannot be configured to full-duplex. If the

auto-negotiation link partner does not advertise half-duplex capability at the speed of the forced

link partner, link is not established. The IEEE Standard prevents full-duplex-to-half-duplex link

connections.

FALXT972MCCA4 データシート(PDF) 35 Page - Intel Corporation

FALXT972MCCA4 データシート(HTML) 35 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

データシートダウンロード