| データシートサーチシステム |
|
FALXT972MCCA4 データシート(PDF) 45 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 データシート(HTML) 45 Page - Intel Corporation |
|
45 / 92 page ![]() Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver Datasheet 45 Document Number: 302875-005 Revision Date: 27-Oct-2005 5.7.3 100BASE-X Protocol Sublayer Operations With respect to the 7-layer communications model, the LXT972M Transceiver is a Physical Layer 1 (PHY) device. The LXT972M Transceiver implements the following sublayers of the reference model defined by the IEEE 802.3 standard, and discussed from the reference model point of view: • Section 5.7.3.1, “Physical Coding Sublayer” • Section 5.7.3.2, “Physical Medium Attachment Sublayer” • Section 5.7.3.3, “Twisted-Pair Physical Medium Dependent Sublayer” Figure 17 shows the LXT972M Transceiver protocol sublayers. Figure 17. Intel® LXT972M Protocol Sublayers Encoder/Decoder Serializer/De-serializer Link/Carrier Detect PCS Sublayer PMA Sublayer MII Interface Intel® LXT972M Transceiver 100BASE-TX Scrambler/ De-scrambler PMD Sublayer B3514-01 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |