データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AD9520-3/PCBZ データシート(PDF) 18 Page - Analog Devices

部品番号 AD9520-3/PCBZ
部品情報  12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9520-3/PCBZ データシート(HTML) 18 Page - Analog Devices

Back Button AD9520-3/PCBZ Datasheet HTML 14Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 15Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 16Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 17Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 18Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 19Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 20Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 21Page - Analog Devices AD9520-3/PCBZ Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 84 page
background image
AD9520-3
Rev. 0 | Page 18 of 84
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VS
REFMON
LD
VCP
CP
STATUS
REF_SEL
SYNC
LF
BYPASS
VS
VS
CLK
CLK
CS
SCLK/SCL
OUT3 (OUT3A)
OUT3 (OUT3B)
VS_DRV
OUT4 (OUT4A)
OUT4 (OUT4B)
OUT5 (OUT5A)
OUT5 (OUT5B)
VS
VS
OUT8 (OUT8B)
OUT8 (OUT8A)
OUT7 (OUT7B)
OUT7 (OUT7A)
VS_DRV
OUT6 (OUT6B)
OUT6 (OUT6A)
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD9520
TOP VIEW
(Not to Scale)
Figure 5. Pin Configuration
Table 21. Pin Function Descriptions
Pin No.
Input/
Output
Pin
Type
Mnemonic
Description
1, 11, 12,
32, 40, 41,
49, 57, 60,
61
I
Power
VS
3.3 V Power Pins.
2
O
3.3 V CMOS
REFMON
Reference Monitor (Output). It has multiple selectable outputs.
3
O
3.3 V CMOS
LD
Lock Detect (Output). It has multiple selectable outputs.
4
I
Power
VCP
Power Supply for Charge Pump (CP); VS < VCP < 5.0 V.
5
O
Loop filter
CP
Charge Pump (Output). It connects to external loop filter.
6
O
3.3 V CMOS
STATUS
Programmable Status Output.
7
I
3.3 V CMOS
REF_SEL
Reference Select. It selects REF1 (low) or REF2 (high). This pin has an internal
30 kΩ pull-down resistor.
8
I
3.3 V CMOS
SYNC
Manual Synchronizations and Manual Holdover. This pin initiates a manual
synchronization and is used for manual holdover. Active low. This pin has an
internal 30 kΩ pull-up resistor.
9
I
Loop filter
LF
Loop Filter (Input). It connects internally to the VCO control voltage node.
10
O
Loop filter
BYPASS
This pin is for bypassing the LDO to ground with a capacitor.
Along with CLK, this is the differential input for the clock distribution section.
13
I
Differential
clock input
CLK
14
I
Differential
clock input
CLK
Along with CLK, this is the differential input for the clock distribution section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com