| データシートサーチシステム |
|
STW4510 データシート(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW4510 データシート(HTML) 41 Page - STMicroelectronics |
|
41 / 57 page ![]() Obsolete Product(s) - Obsolete Product(s) STw4510 Electrical and timing characteristics 41/57 Vana(i) regulator in sleep mode (pdn_vana1 = 1, SLEEP =’1’) VBAT Input power supply Vana1 = 1.5 V/1.8 V/2.5 V 2.7 3.6 5.5 V Vana1 = 2.8 V 3 3.6 5.5 VOUT Output Voltage Vana1_sel[1:0] pads 00 01 10 11 -3 % 1.5 1.8 2.5 2.8 +3 % V IOUT Output current 500 µA I(2)Q Quiescent current IOUT = 0 mA 26 µA PSRR((1) Power supply rejection Vana1 = 2.8 V IOUT = 0.5 mA Vpp = 0.3 V, F: [0; 20] kHz 40 dB Lir Line regulation VBAT: [2.7; 5.5] V 5 mV Ldr Load regulation IOUT: [0.1; 0.5] mA 10 mV Lirt Transient line regulation Vana1 = 2.8 V IOUT = 0.5 mA VBAT:[3; 3.3] V tR = tF = 10 µs 2mV Ldrt Transient load regulation Vana1 = 2.8 V IOUT= [0.1; 0.5] mA tR = tF = 1 µs 20 mV 1. Guaranteed by design 2. Quiescent current defined is the current measured on the power supply voltage dedicated to the Vana(i) with only one Vana(i) on at the same time Table 20. LDO regulators - Vana 1 Symbol Description Test conditions Min. Typ. Max. Units |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |