 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
SPC58EN80C3RMSBY データシート(PDF) 69 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58EN80C3RMSBY データシート(HTML) 69 Page - STMicroelectronics |
|
|
69 / 158 page  DS11734 Rev 6 69/158 SPC584Nx, SPC58ENx, SPC58NNx Electrical characteristics 71 tSETTLING CC D Settling time after mux change Analog inputs are muxed HPF = ON —— 2* δGROUP + 3*fADCD_S — HPF = OFF — — 2* δGROUP + 2*fADCD_S — tODRECOVERY CC D Overdrive recovery time After input comes within range from saturation HPF = ON —— 2* δGROUP + fADCD_S — HPF = OFF — — 2* δGROUP — CS_D CC D S/D ADC sampling capacitance after sampling switch(18) GAIN = 1, 2, 4, 8 — — 75*GAIN fF GAIN = 16 — — 600 fF IBIAS CC D Bias consumption At least 1 ADCD enabled —— 5 mA IADV_D CC C VDD_HV_ADV power supply current (each ADC) ADCD enabled — — 3.5 mA ΣIADR_D CC C Sum of all ADC reference consumption(19) ADCD enabled Tj = -40°C to 150°C —— 80 µA ADCD enabled Tj = 150°C to 165°C — — 160 µA 1. For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be ‘clipped’. 2. VINP is the input voltage applied to the positive terminal of the SDADC. 3. VINM is the input voltage applied to the negative terminal of the SDADC. 4. Maximum input of 166.67 KHz supported with reduced accuracy. See SNR specifications. 5. Configured oversampling rate: SDADC_MCR[PDR] = 24. 6. When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. This gives an effective resolution of 15 bits. 7. The absolute value of the ADC gain error (| δGAIN|) after calibration is applicable in differential mode only. In single-ended mode after calibration, this value should be considered as 25mV. 8. Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device. 9. Calibration of gain is possible when gain = 1. Offset Calibration should be done with respect to 0.5*VDD_HV_ADR_D for "differential mode" and "single ended mode with negative input=0.5*VDD_HV_ADR_D". Offset Calibration should be done with respect to 0 for "single ended mode with negative input=0". Both offset and Gain Calibration are guaranteed for ±5% variation of VDD_HV_ADR_D, ±10% variation of VDD_HV_ADV, and ± 50 °C temperature variation. 10. Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error. 11. This parameter is guaranteed by bench validation with a small sample of devices across process variations, and tested in production to a value of 3 dB less. 12. S/D ADC is functional in the range 3.6 V < VDD_HV_ADV < 4.0 V and, SNR parameter degrades by 12 dB. Degraded SNR value based on simulation and granted by design. 13. All channels of all SD-ADCs are impacted with same degradation, independently from the ADC and the channel subject to current injection. Table 27. SDn ADC electrical specification (continued) Symbol C Parameter Conditions Value Unit Min Typ Max |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
