データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MCP3901A2T-I/SS データシート(PDF) 23 Page - Microchip Technology

部品番号 MCP3901A2T-I/SS
部品情報  Two Channel Analog Front End
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3901A2T-I/SS データシート(HTML) 23 Page - Microchip Technology

Back Button MCP3901A2T-I/SS Datasheet HTML 19Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 20Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 21Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 22Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 23Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 24Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 25Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 26Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 60 page
background image
© 2009 Microchip Technology Inc.
DS22192A-page 23
MCP3901
4.16
Crosstalk
The crosstalk is defined as the perturbation caused by
one ADC channel on the other ADC channel. It is a
measurement of the isolation between the two ADCs
present in the chip.
This measurement is a two-step procedure:
1.
Measure one ADC input with no perturbation on
the other ADC (ADC inputs shorted).
2.
Measure
the
same
ADC
input
with
a
perturbation sine wave signal on the other ADC
at a certain predefined frequency.
The crosstalk is then the ratio between the output
power of the ADC when the perturbation is present and
when it is not divided by the power of the perturbation
signal.
A higher crosstalk value implies more independence
and isolation between the two channels.
The measurement of this signal is performed under the
following conditions:
•GAIN = 1,
• PRESCALE = 1,
• OSR = 256,
•MCLK = 4 MHz
Step 1
• CH0+=CH0-=AGND
• CH1+=CH1-=AGND
Step 2
• CH0+=CH0-=AGND
• CH1+ - CH1-=1VP-P @ 50/60 Hz(Full-scale sine
wave)
The crosstalk is then calculated with the following
formula:
EQUATION 4-10:
4.17
PSRR
This is the ratio between a change in the power supply
voltage and the ADC output codes. It measures the
influence of the power supply voltage on the ADC
outputs.
The PSRR specification can be DC (the power supply
is taking multiple DC values) or AC (the power supply
is a sinewave at a certain frequency with a certain
common mode). In AC, the amplitude of the sinewave
is representing the change in the power supply.
It is defined as:
EQUATION 4-11:
Where VOUT is the equivalent input voltage that the
output code translates to with the ADC transfer
function. In the MCP3901 specification, AVDD varies
from 4.5V to 5.5V, and for AC PSRR a 50/60 Hz
sinewave is chosen centered around 5V with a
maximum 500 mV amplitude. The PSRR specification
is measured with AVDD = DVDD.
4.18
CMRR
This
is
the
ratio
between
a
change
in
the
common-mode input voltage and the ADC output
codes. It measures the influence of the common-mode
input voltage on the ADC outputs.
The
CMRR
specification
can
be
DC
(the
common-mode input voltage is taking multiple DC
values) or AC (the common-mode input voltage is a
sinewave at a certain frequency with a certain common
mode). In AC, the amplitude of the sinewave is
representing the change in the power supply.
It is defined as:
EQUATION 4-12:
Where VCM= (CHn+ + CHn-)/2 is the common-mode
input voltage and VOUT is the equivalent input voltage
that the output code translates to with the ADC transfer
function. In the MCP3901 specification, VCM varies
from -1V to +1V, and for AC specification a 50/60 Hz
sinewave is chosen centered around 0V with a 500 mV
amplitude.
4.19
ADC Reset Mode
ADC Reset mode (called also soft reset mode) can only
be entered through setting high the RESET<1:0> bits in
the configuration register. This mode is defined as the
condition where the converters are active but their
output is forced to 0.
The registers are not affected in this reset mode and
retain their values.
The ADCs can immediately output meaningful codes
after leaving reset mode (and after the sinc filter settling
time of 3/DRCLK). This mode is both entered and
exited through setting of bits in the configuration
register.
Each converter can be placed in soft reset mode
independently. The configuration registers are not
modified by the soft reset mode.
CTalk dB
()
10
ΔCH0Power
ΔCH1Power
---------------------------------
⎝⎠
⎛⎞
log
=
PSRR dB
()
20
ΔV
OUT
ΔAV
DD
-------------------
⎝⎠
⎛⎞
log
=
CMRR dB
()
20
ΔV
OUT
ΔV
CM
-----------------
⎝⎠
⎛⎞
log
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com