データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MCP3901A2T-I/SS データシート(PDF) 47 Page - Microchip Technology

部品番号 MCP3901A2T-I/SS
部品情報  Two Channel Analog Front End
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3901A2T-I/SS データシート(HTML) 47 Page - Microchip Technology

Back Button MCP3901A2T-I/SS Datasheet HTML 43Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 44Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 45Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 46Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 47Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 48Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 49Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 50Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 51Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 60 page
background image
© 2009 Microchip Technology Inc.
DS22192A-page 47
MCP3901
REGISTER 7-5:
STATUS AND COMMUNICATION REGISTER -> ADDRESS 0X09
R/W-1
R/W-0
R/W-1
R/W-0
R/W-0
R/W-0
R-1
R-1
READ<1>
READ<0>
DR_LTY
DR_HIZN
DRMODE<1> DRMODE<0> DRSTATUS_
CH1
DRSTATUS_
CH0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7:6
READ: Address Loop Setting
11
= Address counter loops on entire register map
10
= Address counter loops on register TYPES (DEFAULT)
01
= Address counter loops on register GROUPS
00
= Address not incremented, continually read same single register
bit 5
DR_LTY: Data Ready Latency Control
1
= “No Latency” Conversion, DR pulses after 3 DRCLK periods. (Default)
0
= Unsettled Data is available after every DRCLK period
bit 4
DR_HIZn: Data Ready Pin Inactive State Control
1
= The data ready pin default state is a logic high when data is NOT ready
0
= The data ready pin default state is high impedance when data is NOT ready (Default)
bit 3:2
DRMODE<1:0>: Data Ready Pin (DR) control
11
= Both Data Ready pulses from ADC0 and ADC Channel 1 are output on the DR pin.
10
= Data Ready pulses from ADC Channel 1 are output on the DR pin. DR from ADC Channel 0 are
not present on the pin.
01
= Data Ready pulses from ADC Channel 0 are output on the DR pin. DR from ADC Channel 1 are
not present on the pin.
00
= Data Ready pulses from the lagging ADC between the two are output on the DR pin. The lagging
ADC selection depends on the phase register and on the OSR (default).
bit 1:0
DRSTATUS<1:0>: Data Ready Status
11
= ADC Channel 1 and Channel 0 data not ready (Default)
10
= ADC Channel 1 data not ready, ADC Channel 0 data ready
01
= ADC Channel 0 data not ready, ADC Channel 1 data ready
00
= ADC Channel 1 and Channel 0 data ready



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com