データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MCP3901A2T-I/SS データシート(PDF) 6 Page - Microchip Technology

部品番号 MCP3901A2T-I/SS
部品情報  Two Channel Analog Front End
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3901A2T-I/SS データシート(HTML) 6 Page - Microchip Technology

Back Button MCP3901A2T-I/SS Datasheet HTML 2Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 3Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 4Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 5Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 6Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 7Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 8Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 9Page - Microchip Technology MCP3901A2T-I/SS Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 60 page
background image
MCP3901
DS22192A-page 6
© 2009 Microchip Technology Inc.
CS hold time
tCSH
50
100
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5
CS disable time
tCSD
50
ns
Data setup time
tSU
5
10
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5
Data hold time
t
HD
10
20
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5
Serial Clock high time
t
HI
25
50
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5
Serial Clock low time
t
LO
25
50
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5
Serial Clock delay time
t
CLD
50
ns
Serial Clock enable time
t
CLE
50
ns
Output valid from SCK low
t
DO
50
ns
2.7
≤ DV
DD < 5.5
Modulator output valid from AMCLK
high
t
DOMDAT
——
1/
2*AMCLK
s—
Output hold time
t
HO
0—
ns
(Note 1)
Output disable time
t
DIS
25
50
ns
ns
4.5
≤ DV
DD ≤ 5.5
2.7
≤ DV
DD < 5.5 (Note 1)
Reset Pulse Width (RESET)tMCLR
100
ns
2.7
≤ DV
DD < 5.5
Data Transfer Time to DR (Data Ready)
tDODR
—50
ns
2.7
≤DV
DD < 5.5
Data Ready Pulse Low Time
tDRP
1/
DMCLK
—µs
2.7
≤ DV
DD < 5.5
Schmitt Trigger High-level Input voltage
VIH1
.7 DVDD
—DVDD +1
V
Schmitt Trigger Low-level input voltage
VIL1
-0.3
0.2 DVDD
V
Hysteresis of Schmitt Trigger Inputs
(All digital inputs)
VHYS
300
mV
Low-level output voltage, SDO pin
VOL
0.4
V
SDO pin only,
IOL = +2.0 mA, VDD = 5.0V
Low-level output voltage, DR and
MDAT pins
VOL
0.4
V
DR and MDAT pins only,
IOL = +800 mA, VDD =5.0V
High-level output voltage, SDO pin
VOH
DVDD -
0.5
V
SDO pin only,
IOH = -2.0 mA, VDD = 5.0V
High-level output voltage, DR and
MDAT pins
VOH
DVDD -
0.5
——
V
DR and MDAT pins only,
IOH = -800 µA, VDD=5.0V
Input leakage current
ILI
±1
µA
CS = DVDD, VIN = DGND
or DVDD
Output leakage current
ILO
±1
µA
CS = DVDD, VOUT = DGND
or DVDD
Internal capacitance (all inputs and
outputs)
CINT
——
7
pF
TA = 25°C,
SCK = 1.0 MHz,
DVDD = 5.0V (Note 1)
SERIAL INTERFACE SPECIFICATIONS (CONTINUED)
Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = 4.5 to 5.5V,
DVDD = 2.7 to 5.5V, -40°C < TA <+85°C, CLOAD = 30 pF.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Note 1:
This parameter is periodically sampled and not 100% tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com