MCP3901A2T-ISLASHSS datasheet(4/60 Pages) MICROCHIP

4 / 60 page

MCP3901

DS22192A-page 4

Output Data Rate

See Table 4-2

ksps

fD = DRCLK= DMCLK /

OSR = MCLK / (4 x

PRESCALE x OSR)

Analog Input Absolute Voltage on

CH0+, CH0-, CH1+, CH1- pins

CHn+-

-1

—

All analog input

channels, measured to

AGND. (Note 7)

Analog Input Leakage Current

AIN

—1

—

(Note 4)

Differential Input Voltage Range

(CHn+-

CHn-)

—

500 /

GAIN

(Note 1)

Offset Error (Note 2)

VOS

-3

—

(Note 6)

Offset Error Drift

—

µV/°C

From -40°C to +125°C

Gain Error (Note 2)

- 0.4

—

G=1

-2.5

—

+2.5

All Gains

Gain Error Drift

—

ppm/°C

From -40°C to +125°C

Integral Non-Linearity (Note 2)

INL

—

ppm

GAIN = 1,

DITHER = ON

Input Impedance

ZIN

350

—

Proportional to

1/AMCLK

Signal-to-Noise and Distortion

Ratio (Notes 2, 3)

SINAD

—

OSR = 256,

DITHER = ON

—

Total Harmonic Distortion

(Notes 2, 3)

THD

—

-104

-102

OSR = 256,

DITHER = ON

—-85

-84

Signal-to-Noise Ratio

(Notes 2, 3)

SNR

—

OSR = 256,

DITHER = ON

—

Spurious Free Dynamic Range

(Note 2)

SFDR

—

109

—

OSR = 256,

DITHER = ON

—87

Crosstalk (50 / 60 Hz) (Note 2)

CTALK

—

-133

—

OSR = 256,

DITHER = ON

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, AVDD = 4.5 to 5.5V, DVDD = 2.7 to 5.5 V; -40°C < TA <+85°C,

MCLK = 4 MHz; PRESCALE = 1; OSR = 64; GAIN = 1; Dithering OFF; VIN = -0.5 dBFS = 353 mVRMS @ 50/60 Hz.

Parameters

Symbol

Min

Typical

Max

Units

Conditions

Note 1:

This specification implies that the ADC output is valid over this entire differential range and that there is no

distortion or instability across this input range. Dynamic Performance specified at -0.5 dB below the

maximum signal range, VIN = -0.5 dBFS @ 50/60 Hz = 353 mVRMS, VREF = 2.4V.

See terminology section for definition.

This parameter is established by characterization and not 100% tested.

For these operating currents, the following bit settings apply: SHUTDOWN<1:0>=00, RESET<1:0>=00,

VREFEXT=0, CLKEXT=0.

For these operating currents, the following configuration bit settings apply: SHUTDOWN<1:0>=11,

VREFEXT=1, CLKEXT=1.

Applies to all gains. Offset error is dependant on PGA gain setting, see Figure 2-19 for typical values.

Outside of this range, the ADC accuracy is not specified. An extended input range of ±6V can be applied

continuously to the part with no risk for damage.

For proper operation and to keep ADC accuracy, AMCLK should always be in the range of 1 to 5 MHz with

BOOST bits off. With BOOST bits on, AMCLK should be in the range of 1 to 8.192 MHz.

AMCLK = MCLK/PRESCALE. When using a crystal, CLKEXT bit should be equal to 0.

MCP3901A2T-I/SS データシート(PDF) 4 Page - Microchip Technology

MCP3901A2T-I/SS データシート(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシートダウンロード

リンク URL

MCP3901A2T-I/SS データシート(PDF) 4 Page - Microchip Technology

MCP3901A2T-I/SS データシート(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

データシート ダウンロード

リンク URL

データシートダウンロード