データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PM0056 データシート(PDF) 99 Page - STMicroelectronics

部品番号 PM0056
部品情報  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 データシート(HTML) 99 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 95Page - STMicroelectronics PM0056 Datasheet HTML 96Page - STMicroelectronics PM0056 Datasheet HTML 97Page - STMicroelectronics PM0056 Datasheet HTML 98Page - STMicroelectronics PM0056 Datasheet HTML 99Page - STMicroelectronics PM0056 Datasheet HTML 100Page - STMicroelectronics PM0056 Datasheet HTML 101Page - STMicroelectronics PM0056 Datasheet HTML 102Page - STMicroelectronics PM0056 Datasheet HTML 103Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 156 page
background image
DocID15491 Rev 5
99/156
PM0056
The Cortex-M3 instruction set
where:
‘effect’ is one of:
IE: Clears the special purpose register.
ID: Sets the special purpose register.
‘iflags’ is a sequence of one or more flags:
i: Set or clear PRIMASK.
f: Set or clear FAULTMASK.
Operation
CPS changes the PRIMASK and FAULTMASK special register values. See Exception mask
registers on page 19 for more information about these registers.
Restrictions
The restrictions are:
Use CPS only from privileged software, it has no effect if used in unprivileged software
CPS cannot be conditional and so must not be used inside an IT block.
Condition flags
This instruction does not change the condition flags.
Examples
CPSID i
; Disable interrupts and configurable fault handlers (set PRIMASK)
CPSID f
; Disable interrupts and all fault handlers (set FAULTMASK)
CPSIE i
; Enable interrupts and configurable fault handlers (clear PRIMASK)
CPSIE f
; Enable interrupts and fault handlers (clear FAULTMASK)
3.9.3
DMB
Data Memory Barrier.
Syntax
DMB{cond}
where:
‘cond’ is an optional condition code, see Conditional execution on page 57.
Operation
DMB acts as a data memory barrier. It ensures that all explicit memory accesses that
appear, in program order, before the DMB instruction are completed before any explicit
memory accesses that appear, in program order, after the DMB instruction. DMB does not
affect the ordering or execution of instructions that do not access memory.
Condition flags
This instruction does not change the flags.
Examples
DMB
; Data Memory Barrier



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com