データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PM0056 データシート(PDF) 46 Page - STMicroelectronics

部品番号 PM0056
部品情報  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 データシート(HTML) 46 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 42Page - STMicroelectronics PM0056 Datasheet HTML 43Page - STMicroelectronics PM0056 Datasheet HTML 44Page - STMicroelectronics PM0056 Datasheet HTML 45Page - STMicroelectronics PM0056 Datasheet HTML 46Page - STMicroelectronics PM0056 Datasheet HTML 47Page - STMicroelectronics PM0056 Datasheet HTML 48Page - STMicroelectronics PM0056 Datasheet HTML 49Page - STMicroelectronics PM0056 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 156 page
background image
The Cortex-M3 instruction set
PM0056
46/156
DocID15491 Rev 5
BX
Rm
Branch indirect
3.8.5 on
page 92
CBNZ
Rn, label
Compare and branch if non zero
3.8.6 on
page 93
CBZ
Rn, label
Compare and branch if zero
3.8.6 on
page 93
CLREX
Clear exclusive
3.4.9 on
page 71
CLZ
Rd, Rm
Count leading zeros
3.5.4 on
page 77
CMN, CMNS
Rn, Op2
Compare negative
N,Z,C,V
3.5.5 on
page 78
CMP, CMPS
Rn, Op2
Compare
N,Z,C,V
3.5.5 on
page 78
CPSID
iflags
Change processor state, disable
interrupts
3.9.2 on
page 98
CPSIE
iflags
Change processor state, enable
interrupts
3.9.2 on
page 98
DMB
Data memory barrier
3.9.4 on
page 100
DSB
Data synchronization barrier
3.9.4 on
page 100
EOR, EORS
{Rd,} Rn, Op2
Exclusive OR
N,Z,C
3.5.2 on
page 75
ISB
Instruction synchronization barrier —
3.9.5 on
page 100
IT
If-then condition block
3.8.7 on
page 94
LDM
Rn{!}, reglist
Load multiple registers, increment
after
3.4.6 on
page 67
LDMDB,
LDMEA
Rn{!}, reglist
Load multiple registers, decrement
before
3.4.6 on
page 67
LDMFD,
LDMIA
Rn{!}, reglist
Load multiple registers, increment
after
3.4.6 on
page 67
LDR
Rt, [Rn, #offset]
Load register with word
3.4 on page
60
LDRB,
LDRBT
Rt, [Rn, #offset]
Load register with byte
3.4 on page
60
LDRD
Rt, Rt2, [Rn, #offset]
Load register with two bytes
3.4.2 on
page 61
LDREX
Rt, [Rn, #offset]
Load register exclusive
3.4.8 on
page 70
Table 20. Cortex-M3 instructions (continued)
Mnemonic
Operands
Brief description
Flags
Section



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com