MAC7200 datasheet(18/976 Pages) FREESCALE

18 / 976 page

MAC7200 Microcontroller Family Reference Manual, Rev. 2

xviii

Freescale Semiconductor

16.2.1

8/16/32--bit accesses....................................................................................................325

16.3

External Signal Description .............................................................................................329

16.4

Memory Map/Register Definition ...................................................................................329

16.4.1

Overview......................................................................................................................330

16.4.2

Control Registers .........................................................................................................330

16.4.3

Register Descriptions...................................................................................................331

16.4.3.1

Master Privilege Registers (MPROT) .....................................................................331

16.4.3.2

Peripheral Access Control Registers (PACR)..........................................................332

16.4.3.3

Off-Platform Peripheral Access Control Registers (OPACRs) ...............................333

16.5

Functional Description.....................................................................................................333

16.5.1

AIPS Scalability...........................................................................................................333

16.5.1.1

Peripheral Presence..................................................................................................333

16.5.1.2

Registers ..................................................................................................................334

16.5.2

Access Protections .......................................................................................................334

16.5.3

Access Support ............................................................................................................334

16.5.4

Read Cycles .................................................................................................................334

16.5.5

Write Cycles.................................................................................................................334

16.5.6

Aborted Cycles ............................................................................................................334

16.6

Initialization/Application Information .............................................................................335

16.7

AIPS Bus Aborts..............................................................................................................335

16.7.1

IPI Register Interface ...................................................................................................335

16.7.2

IPI Bridge Interface .....................................................................................................335

16.8

AIPS Differences from MAC71xx ..................................................................................336

Chapter 17

External Bus Interface (FlexBus)

17.1

Introduction......................................................................................................................339

17.1.1

Block Diagram.............................................................................................................340

17.1.2

Features........................................................................................................................340

17.1.3

FlexBus Implementation..............................................................................................341

17.1.4

FlexBus Memory Map Relocation...............................................................................341

17.2

External Signals ...............................................................................................................341

17.2.1

Chip-Select (CS[2:0]) ..................................................................................................342

17.2.2

Address Bus (ADDR[21:0]) ........................................................................................342

17.2.3

Data Bus (DATA[15:0])...............................................................................................342

17.2.4

Read/Write (R/W) ........................................................................................................342

17.2.5

Transfer Burst (TBST) .................................................................................................342

17.2.6

Byte Write Enable/Byte Select (BWE[1:0]) ...............................................................342

17.2.7

Output Enable (OE) .....................................................................................................342

17.2.8

Transfer Acknowledge (TA) ........................................................................................343

17.3

Chip-Select Operation......................................................................................................343

17.3.1

General Chip-Select Operation....................................................................................343

17.3.1.1

8-bit and 16-bit Port Sizing......................................................................................343

MAC7200 データシート(PDF) 18 Page - Freescale Semiconductor, Inc

MAC7200 データシート(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード