| データシートサーチシステム |
|
MC68HC708AS48 データシート(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC708AS48 データシート(HTML) 29 Page - Freescale Semiconductor, Inc |
|
29 / 396 page ![]() General Description MCU Block Diagram MC68HC708AS48 — Rev. 4.0 Advance Information MOTOROLA General Description 29 • 8-bit, 15-channel in 52-pin plastic leaded chip carrier (PLCC), or 16-channel in 64-pin quad flat pack (QFP) analog-to-digital converter module (ADC) • SAE J1850 byte data link controller digital module (BDLC-D) • System protection features – Computer operating properly (COP) with optional reset – Low-voltage detection with optional reset – Illegal opcode detection with optional reset – Illegal address detection with optional reset • Low-power design (fully static with stop and wait modes) • Master reset pin and power-on reset Features of the CPU08 include: • Enhanced HC05 programming model • Extensive loop control functions • 16 addressing modes (eight more than the HC05) • 16-bit index register and stack pointer • Memory-to-memory data transfers • Fast 8 × 8 multiply instruction • Fast 16/8 divide instruction • Binary-coded decimal (BCD) instructions • Optimization for controller applications • C language support 1.4 MCU Block Diagram Figure 1-1 shows the structure of the MC68HC708AS48. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |