L9803 datasheet(56/126 Pages) STMICROELECTRONICS

56 / 126 page

On-Chip Peripherals

L9803

56/126

Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture

A falling edge triggers the capture.

A rising edge triggers the capture.

Bit 0 = EXEDG External Clock Edge.

This bit determines which type of level transition on the external clock pin EXCLK will trigger

the free running counter.

A falling edge triggers the free running counter.

A rising edge triggers the free running counter.

STATUS REGISTER (SR)

Timer1 Register Address: 0033h

Timer2 Register Address: 0043h

Read Only

Reset Value: 0000 0000 (00h)

The three least significant bits are not used.

Bit 7 = ICF1 Input Capture Flag 1.

No input capture (reset value)

An input capture has occurred. To clear this bit, first read the SR register, then read or

write the low byte of the ICR1 (ICLR1) register.

Bit 6 = OCF1 Output Compare Flag 1.

No match (reset value)

The content of the free running counter has matched the content of the OCR1

the OCR1 (OCLR1) register.

Bit 5 = TOF Timer Overflow.

No timer overflow (reset value)

The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read

the SR register, then read or write the low byte of the CR (CLR) register.

Note:

Reading or writing the ACLR register do not clear TOF.

Bit 4 = ICF2 Input Capture Flag 2.

No input capture (reset value)

ICF1

OCF1

TOF

ICF2

OCF2

L9803 データシート(PDF) 56 Page - STMicroelectronics

L9803 データシート(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード