L9803 datasheet(96/126 Pages) STMICROELECTRONICS

部品番号	L9803

部品情報	Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver

PDF	126 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

96 / 126 page

On-Chip Peripherals

L9803

96/126

5.8.4

Interrupt generation

Interrupt generation is controlled by PDIE bit in BCSR register. When this bit is set

Overtemperature and Short-circuit conditions generate an interrupt as described in

Section 5.6.3.

Setting PDIE when SC and/or OVT flag are set, immediately generates an interrupt request.

The interrupt request of the power bridge is cleared when the EN bit is cleared by software.

5.8.5

Operating Modes

The status of the OUTL and OUTR power outputs is controlled by IN1, IN2, EN, PWM_EN

and DIR bit in BCSR register, plus the PWM1 and PWM2 line, according to the Functional

Description Table (Table 14).

Note:

The functional description table (Table 14) uses symbols UL,R (Up Left or Right) and DR,L

(Down Left or Right) to indicate the driving signal of the four DMOS. Conventionally a

transistor is in the on status when its driving signal is set (‘1’) while it is in off status when the

driving signal is reset (‘0’).

L9803 データシート(PDF) 96 Page - STMicroelectronics