データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L9803 データシート(PDF) 50 Page - STMicroelectronics

部品番号 L9803
部品情報  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 データシート(HTML) 50 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 46Page - STMicroelectronics L9803 Datasheet HTML 47Page - STMicroelectronics L9803 Datasheet HTML 48Page - STMicroelectronics L9803 Datasheet HTML 49Page - STMicroelectronics L9803 Datasheet HTML 50Page - STMicroelectronics L9803 Datasheet HTML 51Page - STMicroelectronics L9803 Datasheet HTML 52Page - STMicroelectronics L9803 Datasheet HTML 53Page - STMicroelectronics L9803 Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 126 page
background image
On-Chip Peripherals
L9803
50/126
One Pulse Mode
One Pulse mode enables the generation of a pulse when an external event occurs. This
mode is selected via the OPM bit in the CR2 register.
The One Pulse mode uses the Input Capture1 function and the Output Compare1 function.
Procedure
To use One Pulse mode:
1.
Load the OC1R register with the value corresponding to the length of the pulse (see the
formula in the section).
2.
Select the following in the CR1 register:
Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the
pulse.
Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the
pulse.
Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the
ICAP1 pin must be configured as floating input).
3.
Select the following in the CR2 register:
Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1
function.
Set the OPM bit.
Select the timer clock CC[1:0] (see Table 9: Clock Control Bits).
.
Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and the OLVL2
bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the
IC1R register.
Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the
ICIE bit is set.
Clearing the Input Capture interrupt request (i.e. clearing the ICFi bit) is done in two steps:
1.
Reading the SR register while the ICFi bit is set.
2.
An access (read or write) to the ICiLR register.
The OC1R register value required for a specific timing application can be calculated using
the following formula:
Where:
event occurs
Counter is reset
to FFFCh
Counter
= OCR1
OCMP1 = OLVL1
When
When
on ICAP1
One pulse mode cycle
OCMP1 = OLVL2
ICF1 bit is set
OCiR Value
tf
CPU
PRESC
----------------------5
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com