データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L9803 データシート(PDF) 30 Page - STMicroelectronics

部品番号 L9803
部品情報  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 データシート(HTML) 30 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 26Page - STMicroelectronics L9803 Datasheet HTML 27Page - STMicroelectronics L9803 Datasheet HTML 28Page - STMicroelectronics L9803 Datasheet HTML 29Page - STMicroelectronics L9803 Datasheet HTML 30Page - STMicroelectronics L9803 Datasheet HTML 31Page - STMicroelectronics L9803 Datasheet HTML 32Page - STMicroelectronics L9803 Datasheet HTML 33Page - STMicroelectronics L9803 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 126 page
background image
Clocks, Reset, Interrupts & Power saving modes
L9803
30/126
3.7.4
Halt Mode
The Halt mode is the MCU lowest power consumption mode. The Halt mode is entered by
executing the HALT instruction. The internal oscillator is then turned off, causing all internal
processing to be stopped, including the operation of the on-chip peripherals.
When entering Halt mode, the I bit in the CC Register is cleared so as to enable External
Interrupts. If an interrupt occurs, the CPU becomes active.
The MCU can exit the Halt mode upon reception of either an external interrupt (I0), a
internal interrupt coming from the CAN peripheral (I1) or a reset. The oscillator is then
turned on and a stabilisation time is provided before releasing CPU operation. The
stabilisation time is 4096 CPU clock cycles.
After the start up delay, the CPU continues operation by servicing the interrupt which wakes
it up or by fetching the reset vector if a reset wakes it up.
Note:
The Halt mode cannot be used when the watchdog or the Safeguard are enabled, if the
HALT instruction is executed while the watchdog or safeguard system are enabled, a reset is
automatically generated thus resetting the entire MCU.
Halt Mode affects only the digital section of the device. All the analog circuit remain in their
status, including ADC, voltage regulators, bus transceivers and power bridge.
Figure 14.
Halt Mode Flow Chart
N
N
EXTERNAL
INTERRUPT
RESET
HALT INSTRUCTION
4096 CPU CLOCK
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CYCLES DELAY
CPU CLOCK
OSCILLATOR
PERIPH. CLOCK
I-BIT
ON
ON
SET
ON
CPU CLOCK
OSCILLATOR
PERIPH. CLOCK
I-BIT
OFF
OFF
CLEARED
OFF
Y
Y



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com