データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0352 データシート(PDF) 47 Page - STMicroelectronics

部品番号 RM0352
部品情報  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 データシート(HTML) 47 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 43Page - STMicroelectronics RM0352 Datasheet HTML 44Page - STMicroelectronics RM0352 Datasheet HTML 45Page - STMicroelectronics RM0352 Datasheet HTML 46Page - STMicroelectronics RM0352 Datasheet HTML 47Page - STMicroelectronics RM0352 Datasheet HTML 48Page - STMicroelectronics RM0352 Datasheet HTML 49Page - STMicroelectronics RM0352 Datasheet HTML 50Page - STMicroelectronics RM0352 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 138 page
background image
DocID024647 Rev 1
47/138
RM0352
ARM© dual timer module (SP804)
137
8
ARM© dual timer module (SP804)
This section is intended for hardware and software engineers implementing “System-on-
Chip” (SoC) designs.
The SP804 timer is an IP provided by ARM (SP804). Additional details about its functional
blocks may be found in
“ARM Dual-Timer module (SP804) Technical Reference Manual”.
8.1
Introduction
This section introduces the dual timer module (SP804). It contains the following parts:
About the ARM dual timer module (SP804)
Features
Programmable parameters
8.1.1
About the ARM dual timer module (SP804)
The ARM dual timer module is an “Advanced Microcontroller Bus Architecture” (AMBA)
compliant system-on-chip (SoC) peripheral developed, tested and licensed by ARM Limited.
The module is an AMBA slave module and connects to the “Advanced Peripheral Bus”
(APB). The dual timer module consists of two programmable 32/16-bit down counters that
can generate interrupts on reaching zero.
8.1.2
Features
The features of the dual timer module are:
Compliance to the AMBA Specification (Rev 2.0) for easy integration into SoC
implementation.
Two 32/16-bit down counters with free running, periodic and one-shot modes.
Common clock with separate clock-enables for each timer gives flexible control of the
timer intervals.
Interrupt output generation on timer count reaching zero.
Identification registers that uniquely identify the dual timer module. These can be used
by software to automatically configure itself.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com