TX58TEGXDDKTAX0 datasheet(7/121 Pages) TOSHIBA

7 / 121 page

TOSHIBA CONFIDENTIAL

Tx58TEGxDDKTAx0

TENTATIVE 2013-07-10C

TC58TEG6DDKTA00 / TC58TEG6DDKTAI0

TH58TEG7DDKTA20 / TH58TEG7DDKTAK0

TH58TEG8DDKTA20 / TH58TEG8DDKTAK0

LIST of TABLES

Table 1

Product Organization

....................................................................................................................................9

Table 2

Supported Operation Modes

.........................................................................................................................9

Table 3

Pin Descriptions

.......................................................................................................................................... 11

Table 4 Dual Channel(x8) Data Bus Signal to CE mapping .................................................................................. 16

Table 5

Absolute Maximum Rating

.......................................................................................................................... 16

Table 6

Operating Temperature Condition

............................................................................................................... 17

Table 7

Recommended Operating Condition

........................................................................................................... 17

Table 8

Valid Blocks

................................................................................................................................................. 17

Table 9

AC Overshoot/Undershoot Specification

..................................................................................................... 18

Table 10

DC & Operating Characteristics for Toggle VccQ=3.3V

............................................................................ 19

Table 11

DC & Operating Characteristics for Toggle VccQ=1.8V

............................................................................. 20

Table 12

DC & Operating Characteristics for SDR VccQ=1.8V and 3.3V

................................................................ 21

Table 13

Input/ Output capacitance

......................................................................................................................... 21

Table 14

DQ Drive Strength Settings

....................................................................................................................... 22

Table 15

Testing Conditions for Impedance Values

................................................................................................. 22

Table 16

Output Drive Strength Impedance Values

................................................................................................. 22

Table 17

Pull-up and Pull-down Output Impedance Mismatch

................................................................................ 23

Table 18

Input Slew Rate

......................................................................................................................................... 24

Table 19

Testing Conditions for Input Slew Rate

..................................................................................................... 24

Table 20

Output Slew Rate Requirements

............................................................................................................... 24

Table 21

Testing Conditions for Output Slew Rate

................................................................................................... 25

Table 22

The addressing of this device.

.................................................................................................................. 30

Table 23

Extended Blocks Arrangement for LUN #0

................................................................................................ 31

Table 24

Extended Blocks Arrangement for LUN #1

................................................................................................ 31

Table 25

Toggle DDR1.0 Interface Mode Selection

................................................................................................. 36

Table 26

SDR Interface Mode Selection

.................................................................................................................. 36

Table 27

Timing Parameters Description

................................................................................................................. 53

Table 28

AC Timing Charateristics

........................................................................................................................... 55

Table 29

AC Test Conditions

.................................................................................................................................... 57

Table 30

Read/Program/Erase Timing Characteristics

............................................................................................ 57

Table 31

Basic Command Sets

................................................................................................................................ 58

Table 32

Set feature addresses

............................................................................................................................... 65

Table 33 ODT Specific Setting Data........................................................................................................................ 65

Table 34 ODT Specific Setting Data Definition........................................................................................................ 65

Table 35

Driver Strength Setting Data

..................................................................................................................... 66

Table 36

Interface change Setting Data

................................................................................................................... 66

Table 37 External VPP Setting Data ....................................................................................................................... 66

Table 38 External VPP Setting Data Definition........................................................................................................ 66

Table 39

00h Address ID Definition Table

................................................................................................................ 68

Table 40

2nd ID Data

............................................................................................................................................... 68

Table 41

3rd ID Data

................................................................................................................................................ 68

Table 42

4th ID Data

................................................................................................................................................ 68

Table 43

5th ID Data

................................................................................................................................................ 69

Table 44

6th ID Data

................................................................................................................................................ 69

Table 45

40h Address ID Cycle

................................................................................................................................ 69

Table 46

40h Address ID Definition

.......................................................................................................................... 69

Table 47

Read Status Definition for 70h

.................................................................................................................. 70

Table 48

Read Status Definition for 71h

.................................................................................................................. 70

Table 49 Extended Command Sets......................................................................................................................... 73

Table 50 Parameter Page Definitions...................................................................................................................... 86

Table 51 Read Status Enhanced Definition............................................................................................................. 98

Table 52 Read LUN#0 Status Definition.................................................................................................................. 99

TX58TEGXDDKTAX0 データシート(PDF) 7 Page - Toshiba Semiconductor

TX58TEGXDDKTAX0 データシート(HTML) 7 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード