PIC16F15213 datasheet(20/439 Pages) MICROCHIP

20 / 439 page

Enhanced Mid-Range CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 50 instructions. Interrupt

capability includes automatic context saving. The hardware stack is 16-level deep and has overflow and underflow

Reset capability. Direct, Indirect, and Relative Addressing modes are available. Two File Select Registers (FSR)

provide the ability to read program and data memory.

Figure 7-1. Core Data Path Diagram

Filename:

Core Data Path Diagram=GUID-70F1F30C-1B2B-4155-96C9-1E02D094618D=1=en-US=Source.vsdx

Title:

Last Edit:

12/19/2019

First Used:

Notes:

Address Latch

Program Memory

Data Latch

PCLATH

PCL

16-Level Stack

STKPTR

Data Latch

Data Memory

Address Latch

Data Address

FSR0

FSR1

inc/dec

logic

BSR

Address

Decode

Program Counter

Instruction

Latch

Instruction

Decode and

Control

ALU

Instruction Bus

State Machine

Control Signals

Data Bus

STATUS

W Register

MUX

7.1

Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the

interrupt. This saves stack space and user code.

PIC16F15213/14/23/24/43/44

Enhanced Mid-Range CPU

and its subsidiaries

Data Sheet

DS40002195E-page 20

PIC16F15213 データシート(PDF) 20 Page - Microchip Technology

PIC16F15213 データシート(HTML) 20 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード