PIC16F15213 datasheet(39/439 Pages) MICROCHIP

39 / 439 page

9.2

Data Memory Organization

The data memory is partitioned into up to 64 memory banks with 128 bytes in each bank. Each bank consists of:

• 12 core registers

• Up to 20 Special Function Registers (SFR)

• Up to 80 bytes of General Purpose RAM (GPR)

• 16 bytes of common RAM

Figure 9-3. Banked Memory Partition

Typical Memory Bank

7-bit Bank Offset

00h

0Bh

0Ch

1Fh

20h

6Fh

7Fh

70h

Core Registers

(12 bytes)

Special Function Registers

(up to 20 bytes maximum)

General Purpose RAM

Special Function Registers

(80 bytes maximum)

Common RAM

(16 bytes)

Rev. 10-000 041C

11/8/201 7

9.2.1

Bank Selection

The active bank is selected by writing the bank number into the Bank Select Register (BSR). All data memory can

be accessed either directly via instructions that use the file registers, or indirectly via the two File Select Registers

(FSRs). Data memory uses a 13-bit address. The upper six bits of the address define the Bank Address and the

lower seven bits select the registers/RAM in that bank.

9.2.2

Core Registers

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12

addresses of every data memory bank. These registers are listed in the Core Registers table below.

PIC16F15213/14/23/24/43/44

Memory Organization

and its subsidiaries

Data Sheet

DS40002195E-page 39

PIC16F15213 データシート(PDF) 39 Page - Microchip Technology

PIC16F15213 データシート(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード