データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC5121E データシート(PDF) 28 Page - Freescale Semiconductor, Inc

部品番号 MPC5121E
部品情報  Advance Information
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5121E データシート(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC5121E Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 86 page
background image
MPC5121E/MPC5123 Data Sheet, Rev. 1
Electrical and Thermal Characteristics
Freescale Semiconductor
28
NOTES:
1. The SYS_XTAL_IN frequency, Sys PLL, and CORE PLL settings must be chosen so that the resulting e300 clk, csb_clk, MCK,
frequencies do not exceed their respective maximum or minimum operating frequencies.
2. The values are valid for the user-operation mode. There can be deviations for test modes.
3. The selection of the peripheral clock frequencies needs to take care about requirements for baud rates and minimum frequency
limitation.
4.The DDR data rate is 2x the DDR memory bus frequency.
See the MPC5121e Reference Manual for more information on the clock subsystem.
3.3.3
Resets
The MPC5121e/MPC5123 has three reset pins:
PORESET - Power on Reset
•HRESET - Hard Reset
•SRESET - Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires
the same input characteristics as other MPC5121e/MPC5123 inputs, as specified in the DC Electrical Specifications section.
As long as VDD is not stable the HRESET output is not stable.
The timing relationship can be seen below.
NFC Clock
2.08
83
MHz
A1.7
DIU Clock
0.78
100
MHz
A1.8
SDHC Clock
0.78
66.6
MHz
A1.9
MBX Clock
6.25
100
MHz
A1.10
Table 17. Reset Rise / Fall Timing
Description
Min
Max
Unit
SpecID
PORESET1 fall time
1 Make sure that the PORESET does not carry any glitches. The
MPC5121e/MPC5123 has no filter to prevent them from getting into the chip.
—1
ms
A3.4
PORESET rise time
1
ms
A3.5
HRESET2,3 fall time
2 HRESET and SRESET must have a monotonous rise time.
3 The assertion of HRESET becomes active at Power on Reset without any
SYS_XTAL clock.
—1
ms
A3.6
HRESET rise time
1
ms
A3.7
SRESET fall time
1
ms
A3.8
SRESET rise time
1
ms
A3.9
Table 16. Clock Frequencies (continued)
Min
Max
Units
SpecID
Preliminary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com