データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC5121E データシート(PDF) 34 Page - Freescale Semiconductor, Inc

部品番号 MPC5121E
部品情報  Advance Information
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5121E データシート(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button MPC5121E Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 86 page
background image
MPC5121E/MPC5123 Data Sheet, Rev. 1
Electrical and Thermal Characteristics
Freescale Semiconductor
34
Figure 10. DDR AC Test Load
3.3.6
PCI
The PCI interface on the MPC5121e/MPC5123 is designed to PCI Version 2.3 and supports 33 and 66 MHz PCI operations.
See the PCI Local Bus Specification; the component section specifies the electrical and timing parameters for PCI components
with the intent that components connect directly together whether on the planar or an expansion board, without any external
buffers or other glue logic. Parameters apply at the package pins, not at expansion board edge connectors.
The PCI_CLK is used as output clock, the MPC5121e/MPC5123 is a PCI host device only.
Figure 11 shows the clock waveform and required measurement points for 3.3 V signaling environments. Table 22 summarizes
the clock specifications.
Figure 11. PCI CLK Waveform
2
Table 21. PCI CLK Specifications
Sym
Description
66 MHz1
1 In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLK
requirements vary depending upon whether the clock frequency is above 33 MHz.
33 MHz
Units
SpecID
Min2
2 Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met
across the minimum peak-to-peak portion of the clock waveform as shown in Figure 11.
Max
Min
Max
tcyc
PCI CLK Cycle Time1,3
3 The minimum clock period must not be violated for any single clock cycle, i.e., accounting for all system
jitter.
15
30
30
ns
A6.1
thigh
PCI CLK High Time
6
11
ns
A6.2
tlow
PCI CLK Low Time
6
11
ns
A6.3
PCI CLK Slew Rate2
1.5
4
1
4
V/ns
A6.4
Output
Z0 = 50 Ω
RL = 50 Ω
VDD_MEM_IO/2
tcyc
PCI CLK
tlow
thigh
0.4Vcc
0.4Vcc, p-to-p
0.3Vcc
0.5Vcc
0.6Vcc
0.2Vcc
(minimum)
Preliminary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com