UPD17708 datasheet(232/356 Pages) NEC

データシートサーチシステム

UPD17708 データシート(PDF) 232 Page - NEC

部品番号	UPD17708

部品情報	4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

PDF	356 Pages

Scroll/Zoom	100%

メーカー	NEC [NEC]

ホームページ	http://www.nec.com/

Logo

232 / 356 page

232

µPD17704, 17705, 17707, 17708, 17709

(7) Shift clock generation timing in I2C bus mode

(a) On releasing wait status from initial status

The initial status is the point where the master operation in the I2C bus mode is selected.

In the wait status, a low level is output to the shift clock pin.

Figure 16-12. Shift Clock Generation Timing in I2C Bus Mode (1/5)

Wait period

1/fSC

Shift clock

Wait released

Initialization

1 : 1

(b) During wait operation

<1> Wait status under condition of SIO0WRQ0 and SIO0WRQ1 flags (normal operation)

Figure 16-12. Shift Clock Generation Timing in I2C Bus Mode (2/5)

Wait period

Wait released status

1/fSC

Shift clock

Wait under condition of

SIO0WRQ1 and

SIO0WRQ0

Wait released

<2> If forced wait status is set in wait status

Nothing is affected.

ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ]
Alldatasheetは \| 広告 \| お問い合わせ \| プライバシーポリシー \| データシートへのリンク \| リンク交換 \| メーカーリスト All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ]

Family Site : ic2ic.com | icmetro.com