データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0352 データシート(PDF) 107 Page - STMicroelectronics

部品番号 RM0352
部品情報  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 データシート(HTML) 107 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 103Page - STMicroelectronics RM0352 Datasheet HTML 104Page - STMicroelectronics RM0352 Datasheet HTML 105Page - STMicroelectronics RM0352 Datasheet HTML 106Page - STMicroelectronics RM0352 Datasheet HTML 107Page - STMicroelectronics RM0352 Datasheet HTML 108Page - STMicroelectronics RM0352 Datasheet HTML 109Page - STMicroelectronics RM0352 Datasheet HTML 110Page - STMicroelectronics RM0352 Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 138 page
background image
DocID024647 Rev 1
107/138
RM0352
SPI (serial peripheral interface)
137
Table 101 shows the bit assignments.
11.4.6
Interrupt mask set or clear register, SSPIMSC
The SSPIMSC register characteristics are:
Purpose
The SSPIMSC register is the interrupt mask set or clear register. It is
an RW register.
On a read this register gives the current value of the mask on the
relevant interrupt. A write of 1 to the particular bit sets the mask,
enabling the interrupt to be read. A write of 0 clears the
corresponding mask.
All the bits are cleared to 0 when reset.
Usage constraints
There are no usage constraints.
Configurations
Available in all SSP configurations.
Attributes
See
Table 96 on page 101.
Table 102 shows the bit assignments.
Table 101. SSPCPSR register bit assignments
Bits
Name
Function
[15:8]
-
RESERVED, read unpredictable, must be written as 0.
[7:0]
CPSDVSR
Clock prescale divisor. Must be an even number from 2 - 254, depending on the
frequency of SSPCLK. The least significant bit always returns zero on reads.
Table 102. SSPIMSC register bit assignments
Bits
Name
Function
[15:4]
RESERVED
RESERVED, read as zero, do not modify.
[3]
TXIM
Transmit FIFO interrupt mask:
0:
transmit FIFO half empty or less condition interrupt is masked.
1:
transmit FIFO half empty or less condition interrupt is not masked.
[2]
RXIM
Receive FIFO interrupt mask:
0:
receive FIFO half full or less condition interrupt is masked.
1:
receive FIFO half full or less condition interrupt is not masked.
[1]
RTIM
Receive timeout interrupt mask:
0:
receive FIFO not empty and no read prior to timeout period interrupt is masked.
1:
receive FIFO not empty and no read prior to timeout period interrupt is not masked.
[0]
RORIM
Receive overrun interrupt mask:
0:
receive FIFO written to while full condition interrupt is masked.
1:
receive FIFO written to while full condition interrupt is not masked.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com