データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0352 データシート(PDF) 111 Page - STMicroelectronics

部品番号 RM0352
部品情報  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 データシート(HTML) 111 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 107Page - STMicroelectronics RM0352 Datasheet HTML 108Page - STMicroelectronics RM0352 Datasheet HTML 109Page - STMicroelectronics RM0352 Datasheet HTML 110Page - STMicroelectronics RM0352 Datasheet HTML 111Page - STMicroelectronics RM0352 Datasheet HTML 112Page - STMicroelectronics RM0352 Datasheet HTML 113Page - STMicroelectronics RM0352 Datasheet HTML 114Page - STMicroelectronics RM0352 Datasheet HTML 115Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 138 page
background image
DocID024647 Rev 1
111/138
RM0352
SPI (serial peripheral interface)
137
Usage constraints
There are no usage constraints.
Configurations
Available in all SSP configurations.
Attributes
See
Table 96 on page 101.
Table 108 shows the bit assignments.
SSPPeriphID3 register
The SSPPeriphID3 register characteristics are:
Purpose
The SSPPeriphID3 register is hard-coded and the fields within the
register determine the reset value.
Usage constraints
There are no usage constraints.
Configurations
Available in all SSP configurations.
Attributes
See
Table 96 on page 101.
Table 109 shows the bit assignments.
11.4.11
PrimeCell identification registers, SSPPCellID0-3
The SSPPCellID0-3 registers characteristics are:
Purpose
The SSPPCellID0-3 registers are four 8-bit wide registers, that span
address locations 0xFF0-0xFFC. The registers can conceptually be
treated as a 32-bit register. The register is used as a standard cross-
peripheral identification system. The SSPPCellID register is set to
0xB105F00D.
Usage constraints
There are no usage constraints.
Configurations
Available in all SSP configurations.
Attributes
See
Table 96 on page 101.
Table 108. SSPPeriphID2 register bit assignments
Bits
Name
Description
[15:8]
RESERVED
RESERVED, read undefined, must read as zeros
[7:4]
Revision
These bits return the peripheral revision
[3:0]
Designer1
These bits read back as 0x4
Table 109. SSPPeriphID3 register bit assignments
Bits
Name
Description
[15:8]
RESERVED
RESERVED, read undefined, must read as zeros
[7:0]
Configuration
These bits read back as 0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com