データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

RM0352 データシート(PDF) 113 Page - STMicroelectronics

部品番号 RM0352
部品情報  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 データシート(HTML) 113 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 109Page - STMicroelectronics RM0352 Datasheet HTML 110Page - STMicroelectronics RM0352 Datasheet HTML 111Page - STMicroelectronics RM0352 Datasheet HTML 112Page - STMicroelectronics RM0352 Datasheet HTML 113Page - STMicroelectronics RM0352 Datasheet HTML 114Page - STMicroelectronics RM0352 Datasheet HTML 115Page - STMicroelectronics RM0352 Datasheet HTML 116Page - STMicroelectronics RM0352 Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 138 page
background image
DocID024647 Rev 1
113/138
RM0352
SPI (serial peripheral interface)
137
Configurations
Available in all SSP configurations.
Attributes
See
Table 96 on page 101.
Table 112 shows the bit assignments.
SSPPCellID3 register
The SSPPCellID3 register characteristics are:
Purpose
The SSPPCellID3 register is hard-coded and the fields within the
register determine the reset value.
Usage constraints
There are no usage constraints.
Configurations
Available in all SSP configurations.
Attributes
See Table
Table 96 on page 101.
Table 113 shows the bit assignments.
11.5
Interrupts
There are five interrupts generated by the PrimeCell SSP. Four of these are individual,
maskable, active-HIGH interrupts as follows:
SSPRXINTR
PrimeCell SSP receive FIFO service interrupt request. See
Section 11.5.1:
SSPRXINTR.
SSPTXINTR
PrimeCell SSP transmit FIFO service interrupt request. See
Section 11.5.2:
SSPTXINTR.
SSPRORINTR PrimeCell SSP receive overrun interrupt request. See Section 11.5.3:
SSPRORINTR
SSPRTINTR
PrimeCell SSP time out interrupt request. See
Section 11.5.4:
SSPRTINTR.
The fifth is a combined single interrupt
SSPINTR.
You can mask each of the four individual maskable interrupts by setting the appropriate bits
in the SSPIMSC register. Setting the appropriate mask bit HIGH enables the interrupt.
Table 112. SSPPCellID2 register bit assignments
Bits
Name
Description
[15:8]
RESERVED
RESERVED, read undefined, must read as zeros
[7:0]
SSPPCellID2
These bits read back as 0x05
Table 113. SSPPCellID3 register bit assignments
Bits
Name
Description
[15:8]
RESERVED
RESERVED, read undefined, must read as zeros
[7:0]
SSPPCellID3
These bits read back as 0xB1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com