データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC32RF83 データシート(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC32RF83
部品情報  ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF83 データシート(HTML) 34 Page - Texas Instruments

Back Button ADC32RF83 Datasheet HTML 30Page - Texas Instruments ADC32RF83 Datasheet HTML 31Page - Texas Instruments ADC32RF83 Datasheet HTML 32Page - Texas Instruments ADC32RF83 Datasheet HTML 33Page - Texas Instruments ADC32RF83 Datasheet HTML 34Page - Texas Instruments ADC32RF83 Datasheet HTML 35Page - Texas Instruments ADC32RF83 Datasheet HTML 36Page - Texas Instruments ADC32RF83 Datasheet HTML 37Page - Texas Instruments ADC32RF83 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 138 page
background image
CLKIN
SYSREF
1
st SYSREF pulse.
Only the input clock
divider is reset.
tDLL
(Must be Kept > 40 Ps)
2
nd SYSREF pulse. If
the MASK CLKDIV bit is
set, the clock divider
ignores this pulse and
any subsequent
SYSREF pulses.
3
rd SYSREF pulse.
The NCO phase and
LMFC counter are reset.
MASK CLKDIV SYSREF Register Bit
0
1 (The input clock divider ignores the SYSREF pulses.)
MASK NCO SYSREF Register Bit
(1)
0
1 (The NCO and LMFC counter of the JESD interface
ignore the SYSREF pulses.)
4
th SYSREF pulse (and
subsequent pulses).
Ignored by the input clock
divider, NCO, and the JESD
interface.
34
ADC32RF80, ADC32RF83
SBAS774A – MAY 2016 – REVISED DECEMBER 2016
www.ti.com
Product Folder Links: ADC32RF80 ADC32RF83
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
The SESREF use-cases can be classified broadly into two categories:
1. SYSREF is applied as aperiodic multi-shot pulses.
Figure 91 shows a case when only a counted number of pulses are applied as SYSREF to the ADC.
Alternatively, the SYSREF buffer can be powered down with the PDN SYSREF bit.
Figure 91. SYSREF Used as a Periodic, Finite Number of Pulses
After the first SYSREF pulse is applied, allow the DLL in the clock path to settle by waiting for the tDLL time (>
40 µs) before applying the second pulse. During this time, mask the SYSREF going to the input clock divider
by setting the MASK CLKDIV SYSREF bit so that the divider output phase remains stable. The NCO phase
and LMFC counter are reset on the third SYSREF pulse. After the third SYSREF pulse, the SYSREF going
to the NCO and JESD block can be disabled by setting the MASK NCO SYSREF bit to avoid any unwanted
resets.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com