データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC32RF83 データシート(PDF) 80 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC32RF83
部品情報  ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF83 データシート(HTML) 80 Page - Texas Instruments

Back Button ADC32RF83 Datasheet HTML 76Page - Texas Instruments ADC32RF83 Datasheet HTML 77Page - Texas Instruments ADC32RF83 Datasheet HTML 78Page - Texas Instruments ADC32RF83 Datasheet HTML 79Page - Texas Instruments ADC32RF83 Datasheet HTML 80Page - Texas Instruments ADC32RF83 Datasheet HTML 81Page - Texas Instruments ADC32RF83 Datasheet HTML 82Page - Texas Instruments ADC32RF83 Datasheet HTML 83Page - Texas Instruments ADC32RF83 Datasheet HTML 84Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 138 page
background image
80
ADC32RF80, ADC32RF83
SBAS774A – MAY 2016 – REVISED DECEMBER 2016
www.ti.com
Product Folder Links: ADC32RF80 ADC32RF83
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
8.5.3.3 Register 039h (address = 039h), Master Page
Figure 154. Register 039h
7
6
5
4
3
2
1
0
0
ALWAYS
WRITE 1
0
ALWAYS
WRITE 1
0
0
PDN CHB EN
SYNC TERM DIS
W-0h
W-0h
W-0h
W-0h
W-0h
R/W-0h
R/W-0h
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 40. Register 039h Field Descriptions
Bit
Field
Type
Reset
Description
7
0
W
0h
Must write 0
6
ALWAYS WRITE 1
W
0h
Always set this bit to 1
5
0
W
0h
Must write 0
4
ALWAYS WRITE 1
W
0h
Always set this bit to 1
3-2
0
W
0h
Must write 0
1
PDN CHB EN
R/W
0h
This bit enables the power-down control of channel B through
the SPI in register 20h.
0 = PDN control disabled
1 = PDN control enabled
0
SYNC TERM DIS
R/W
0h
This bit disables the on-chip, 100-Ω termination resistors on the
SYNCB input.
0 = On-chip, 100-Ω termination enabled
1 = On-chip, 100-Ω termination disabled
8.5.3.4 Register 03Ch (address = 03Ch), Master Page
Figure 155. Register 03Ch
7
6
5
4
3
2
1
0
0
SYSREF DEL EN
0
0
0
0
SYSREF DEL[4:3]
W-0h
R/W-0h
W-0h
W-0h
W-0h
W-0h
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 41. Register 03Ch Field Descriptions
Bit
Field
Type
Reset
Description
7
0
W
0h
Must write 0
6
SYSREF DEL EN
R/W
0h
This bit allows an internal delay to be added to the SYSREF
input.
0 = SYSREF delay disabled
1 = SYSREF delay enabled through register settings [3Ch (bits
1-0), 5Ah (bits 7-5)]
5-2
0
W
0h
Must write 0
1-0
SYSREF DEL[4:3]
R/W
0h
When the SYSREF delay feature is enabled (3Ch, bit 6) the
delay can be adjusted in 25-ps steps; the first step is 175 ps.
The PVT variation of each 25-ps step is ±10 ps. The 175-ps step
is ±50 ps; see Table 43.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com