データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC32RF83 データシート(PDF) 45 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC32RF83
部品情報  ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF83 データシート(HTML) 45 Page - Texas Instruments

Back Button ADC32RF83 Datasheet HTML 41Page - Texas Instruments ADC32RF83 Datasheet HTML 42Page - Texas Instruments ADC32RF83 Datasheet HTML 43Page - Texas Instruments ADC32RF83 Datasheet HTML 44Page - Texas Instruments ADC32RF83 Datasheet HTML 45Page - Texas Instruments ADC32RF83 Datasheet HTML 46Page - Texas Instruments ADC32RF83 Datasheet HTML 47Page - Texas Instruments ADC32RF83 Datasheet HTML 48Page - Texas Instruments ADC32RF83 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 138 page
background image
ADC A
ADC B
NCO
NCO
N
N
To JESD ChA
NCO
NCO
N
N
To JESD ChB
45
ADC32RF80, ADC32RF83
www.ti.com
SBAS774A – MAY 2016 – REVISED DECEMBER 2016
Product Folder Links: ADC32RF80 ADC32RF83
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
8.3.4.3.12
Latency with Decimation Options
Device latency in 12-bit bypass mode (with LMFS = 8224) is 424 clock cycles. When the DDC option is used,
latency increases as a result of decimation filters, as described in Table 5.
Table 5. Latency with different Decimation options
DECIMATION OPTION
TOTAL LATENCY, DEVICE CLOCK CYCLES
Divide-by-4
516
Divide-by-6
746
Divide-by-8
621
Divide-by-9
763.5
Divide-by-10
811
Divide-by-12
897
Divide-by-16
1045
Divide-by-18
1164
Divide-by-20
1256
Divide-by-24
1443
Divide-by-32
1773
8.3.4.4 Digital Multiplexer (MUX)
The ADC32RF8x supports a mode where the output data of the ADC channel A can be routed internally to the
digital blocks of both channel A and channel B. The ADC channel B can be powered down as shown in
Figure 120. In this manner, the ADC32RF8x can be configured as a single-channel ADC with up to four
independent DDC chains or two wideband DDC chains. All decimation filters and JESD204B format
configurations are identical to the two ADC channel operation.
Figure 120. Digital Multiplexer Option
8.3.4.5 Numerically-Controlled Oscillators (NCOs) and Mixers
The ADC32RF8x is equipped with three independent, complex NCOs per ADC channel. The oscillator generates
a complex exponential sequence, as shown in Equation 2.
x[n] = e
–jωn
where
frequency (ω) is specified as a signed number by the 16-bit register setting
(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com