ADC32RF83 datasheet(51/138 Pages) TI

51 / 138 page

ADC32RF80, ADC32RF83

www.ti.com

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

Table 10 shows the register configurations required to set up the crossing detector. The detector operates in the

fS / 8 clock domain. The AGC modes can be configured separately for channel A (54xxh) and channel B (5Cxxh),

although some registers are common in 54xxh (such as the GPIO pin selection).

Table 10. Registers Required for the Crossing Detector Operation

ADDRESS

DESCRIPTION

PKDET EN

5400h, 5C00h

Enables peak detector

BLKPKDET

5401h, 5402h, 5403h,

5C01h, 5C02h, 5C03h

Sets the block length N of number of samples (S`).

Number of actual ADC samples is 8X this value: N is 17 bits: 1 to 216.

BLKTHHH, BLKTHHL,

BLKTHLH, BLKTHLL

5407h, 5408h, 5409h,

540Ah, 5C07h, 5C08h,

5C09h, 5C0Ah

Sets the different thresholds for the hysteresis function values from 0 to 256

(where 256 is equivalent to the peak amplitude).

For example: if BLKTHHH is to –2 dBFS from peak, 10(–2 / 20) × 256 = 203, then

set 5407h and 5C07h = CBh.

FILT0LPSEL

540Dh, 5C0Dh

Select block detector output or 2-bit output mode as the input to the interrupt

identification register (IIR) filter.

TIMECONST

540Eh, 540Fh,

5C0Eh, 5C0Fh

Sets the crossing detector time period for N = 0 to 15 as 2N × fS / 8 clock cycles.

The maximum time period is 32768 × fS / 8 clock cycles (approximately 87 µs at

3 GSPS).

FIL0THH, FIL0THL,

FIL1THH, FIL1THL

540Fh-5412h, 5C0Fh-

5C12h, 5416h-5419h,

5C16h-5C19h

Comparison thresholds for the crossing detector counter. These thresholds are 16-

bit thresholds in 2.14-signed notation. A value of 1 (4000h) corresponds to 100%

crossings, a value of 0.125 (0800h) corresponds to 12.5% crossings.

DWELLIIR

541Dh, 541Eh, 5C1Dh,

5C1Eh

DWELL counter for the IIR filter hysteresis.

IIR0 2BIT EN,

IIR1 2BIT EN

5413h, 54114h,

5C13h, 5C114h

Enables 2-bit output format for the crossing detector.

OUTSEL GPIO[4:1]

5432h, 5433h,

5434h, 5435h

Connects the IIRPKDET0, IIRPKDET1 alarms to the GPIO pins; common register.

IODIR

5437h

Selects the direction for the four GPIO pins; common register.

RESET AGC

542Bh, 5C2Bh

After configuration, reset the AGC module to start operation.

ADC32RF83 データシート(PDF) 51 Page - Texas Instruments

ADC32RF83 データシート(HTML) 51 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード