データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 538 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 538 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 534Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 535Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 536Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 537Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 538Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 539Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 540Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 541Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 542Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 538 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 506 of 1468
REJ09B0412-0200
11.5.10
Bus Cycles in Dual Address Mode
(1)
Normal Transfer Mode (Cycle Steal Mode)
In cycle steal mode, the bus is released after one byte, word, or longword has been transferred.
While the bus is released, one CPU, DMAC, or DTC bus cycle is initiated.
Figure 11.24 shows an example of transfer when
ETEND output is enabled, and word-size, normal
transfer mode (cycle steal mode) is performed from external 16-bit, 2-state access space to
external 16-bit, 2-state access space.
EXDMA read EXDMA write
Address bus
EXDMA read EXDMA write
EXDMA read EXDMA write
B
φ
RD
LHWR, LLWR
ETEND
Bus
release
Last transfer cycle
Bus
release
Bus
release
Bus
release
Figure 11.24 Example of Normal Transfer Mode (Cycle Steal Mode) Transfer
Figures 11.25 and 11.26 show examples of transfer when
ETEND output is enabled, and
longword-size, normal transfer mode (cycle steal mode) is performed from external 16-bit, 2-state
access space to external 16-bit, 2-state access space.
In figure 11.25, the transfer source (SAR) address is not at a longword boundary and the transfer
destination (DAR) address is at the longword boundary.
In figure 11.26, the transfer source (SAR) address is at the longword boundary and the transfer
destination (DAR) address is not at the longword boundary.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com