データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 56 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 56 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 52Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 53Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 54Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 55Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 56Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 57Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 58Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 59Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 60Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 1504 page
background image
Section 1 Overview
Rev. 2.00 Sep. 24, 2008 Page 24 of 1468
REJ09B0412-0200
Classification
Pin Name
I/O
Description
Address bus
A23 to A0
Output
Output pins for the address bits.
Data bus
D15 to D0
Input/
output
Input and output for the bidirectional data bus. These pins
also output addresses when accessing an address–data
multiplexed I/O interface space.
BREQ
Input
External bus-master modules assert this signal to request
the bus.
BREQO
Output
Internal bus-master modules assert this signal to request
access to the external space via the bus in the external bus
released state.
BACK
Output
Bus acknowledge signal, which indicates that the bus has
been released.
BS-A/BS-B
Output
Indicates the start of a bus cycle.
AS
Output
Strobe signal which indicates that the output address on the
address bus is valid in access to the basic bus interface or
byte control SRAM interface space.
AH
Output
This signal is used to hold the address when accessing the
address-data multiplexed I/O interface space.
RD
Output
Strobe signal which indicates that reading from the basic bus
interface space is in progress.
RD/
WR-A/RD/WR-B Output
Indicates the direction (input or output) of the data bus.
LHWR
Output
Strobe signal which indicates that the higher-order byte (D15
to D8) is valid in access to the basic bus interface space.
LLWR
Output
Strobe signal which indicates that the lower-order byte (D7 to
D0) is valid in access to the basic bus interface space.
LUB
Output
Strobe signal which indicates that the higher-order byte (D15
to D8) is valid in access to the byte control SRAM interface
space.
Bus control
LLB
Output
Strobe signal which indicates that the lower-order byte (D7 to
D0) is valid in access to the byte control SRAM interface
space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com