データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 138 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 138 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 134Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 135Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 136Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 137Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 138Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 139Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 140Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 141Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 142Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 1504 page
background image
Section 5 Voltage Detection Circuit (LVD)
Rev. 2.00 Sep. 24, 2008 Page 106 of 1468
REJ09B0412-0200
5.2
Register Descriptions
The registers of the voltage detection circuit are listed below.
Voltage detection control register (LVDCR)
Reset status register (RSTSR)
5.2.1
Voltage Detection Control Register (LVDCR)
The LVDCR controls the voltage-detection circuit.
LVDE, LVDRI, and LVDMON are initialized by a pin reset or power-on reset
Bit
Bit name
Initial value:
R/W:
7
LVDE
0
R/W
6
LVDRI
0
R/W
5
0
R/W
4
LVDMON
0
R
3
0
R/W
2
0
R/W
1
0
R/W
0
0
R/W
Bit
Bit Name
Initial Value
R/W
Description
7
LVDE
0
R/W
LVD Enable
This bit enables or disables issuing of a reset or
interrupt by the voltage-detection circuit.
0: Disabled
1: Enabled
6
LVDRI
0
R/W
LVD Reset/Interrupt Select
This bit selects whether an internal reset or
interrupt is generated when the voltage detection
circuit detects a low voltage. When modifying the
LVDRI bit, ensure that low-voltage detection is in
the disabled state (the LVDE bit is cleared to 0).
0: A reset is generated when a voltage is
detected.
1: An interrupt is generated when a low voltage is
detected.
5
0
R/W
Reserved
This bit is always read as 0 and the write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com