データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 1477 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 1477 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1473Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1474Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1475Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1476Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1477Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1478Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1479Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1480Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1481Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1477 / 1504 page
background image
Main Revisions and Additions in this Edition
Rev. 2.00 Sep. 24, 2008 Page 1445 of 1468
REJ09B0412-0200
Item
Page
Revision (See Manual for Details)
Amended
DPSIFR is not initialized by the internal reset signal upon
exit from deep software standby mode.
1253
Descriptions for bits 7 to 5 R/W in the register table
R/(W)*
1
Descriptions for bit 3 R/W in the register table
R/(W)*
1
IRQ3-A input specified in DPSIEGR is generated.
Descriptions for bit 2 R/W in the register table
R/(W)*
1
IRQ2-A input specified in DPSIEGR is generated.
Descriptions for bit 1 R/W in the register table
R/(W)*
1
IRQ1-A input specified in DPSIEGR is generated.
28.2.7 Deep Standby
Interrupt Flag Register
(DPSIFR)
1254
Descriptions for bit 0 R/W in the register table
R/(W)*
1
IRQ0-A input specified in DPSIEGR is generated.
Amended
DPSIEGR is not initialized by the internal reset signal upon
exit from deep software standby mode.
Descriptions for bit 3 in the register table
Selects the active edge for IRQ3-A pin input.
Descriptions for bit 2 in the register table
Selects the active edge for IRQ2-A pin input.
1255
Descriptions for bit 1 in the register table
Selects the active edge for IRQ1-A pin input.
28.2.8
Deep Standby
Interrupt Edge Register
(DPSIEGR)
1256
Descriptions for bit 0 in the register table
Selects the active edge for IRQ0-A pin input.
28.2.9 Reset Status Register
(RSTSR)
1256
RSTSR is not initialized by the internal reset signal upon
exit from deep software standby mode.
28.2.10 Deep Standby
Backup Register (DPSBKRn)
1258
Amended
DPSBKRn (n=15 to 0) is not initialized by the internal reset
signal upon exit from deep software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com