データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MCP6V06T データシート(PDF) 23 Page - Microchip Technology

部品番号 MCP6V06T
部品情報  300 關A, Auto-Zeroed Op Amps
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP6V06T データシート(HTML) 23 Page - Microchip Technology

Back Button MCP6V06T Datasheet HTML 19Page - Microchip Technology MCP6V06T Datasheet HTML 20Page - Microchip Technology MCP6V06T Datasheet HTML 21Page - Microchip Technology MCP6V06T Datasheet HTML 22Page - Microchip Technology MCP6V06T Datasheet HTML 23Page - Microchip Technology MCP6V06T Datasheet HTML 24Page - Microchip Technology MCP6V06T Datasheet HTML 25Page - Microchip Technology MCP6V06T Datasheet HTML 26Page - Microchip Technology MCP6V06T Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 44 page
background image
© 2008 Microchip Technology Inc.
DS22093B-page 23
MCP6V06/7/8
4.2
Other Functional Blocks
4.2.1
RAIL-TO-RAIL INPUTS
The input stage of the MCP6V06/7/8 op amps uses two
differential CMOS input stages in parallel. One
operates at low common mode input voltage (VCM,
which is approximately equal to VIN+ and VIN– in nor-
mal operation) and the other at high VCM. With this
topology, the input operates with VCM up to 0.2V past
either supply rail at +25°C (see Figure 2-18). The input
offset voltage (VOS) is measured at VCM =VSS –0.2V
and VDD + 0.2V to ensure proper operation.
The transition between the input stages occurs when
VCM ≈ VDD – 0.9V (see Figure 2-7 and Figure 2-8). For
the best distortion and gain linearity, with non-inverting
gains, avoid this region of operation.
4.2.1.1
Phase Reversal
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages.
Figure 2-43
shows
an
input
voltage
exceeding both supplies with no phase inversion.
4.2.1.2
Input Voltage and Current Limits
The ESD protection on the inputs can be depicted as
shown in Figure 4-4. This structure was chosen to
protect the input transistors, and to minimize input bias
current (IB). The input ESD diodes clamp the inputs
when they try to go more than one diode drop below
VSS. They also clamp any voltages that go too far
above VDD; their breakdown voltage is high enough to
allow normal operation, and low enough to bypass
quick ESD events within the specified limits.
FIGURE 4-4:
Simplified Analog Input ESD
Structures.
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
(and voltages) at the input pins (see Section 1.1
“Absolute Maximum Ratings †”). Figure 4-5 shows
the recommended approach to protecting these inputs.
The internal ESD diodes prevent the input pins (VIN+
and VIN–) from going too far below ground, and the
resistors R1 and R2 limit the possible current drawn out
of the input pins. Diodes D1 and D2 prevent the input
pins (VIN+ and VIN–) from going too far above VDD, and
dump any currents onto VDD. When implemented as
shown, resistors R1 and R2 also limit the current
through D1 and D2.
FIGURE 4-5:
Protecting the Analog
Inputs.
It is also possible to connect the diodes to the left of the
resistor R1 and R2. In this case, the currents through
the diodes D1 and D2 need to be limited by some other
mechanism. The resistors then serve as in-rush current
limiters; the DC current into the input pins (VIN+ and
VIN–) should be very small.
A significant amount of current can flow out of the
inputs (through the ESD diodes) when the common
mode voltage (VCM) is below ground (VSS); see
Figure 2-17. Applications that are high impedance may
need to limit the usable voltage range.
4.2.2
RAIL-TO-RAIL OUTPUT
The output voltage range of the MCP6V06/7/8
auto-zeroed op amps is VDD – 15 mV (minimum) and
VSS + 15 mV (maximum) when RL =20kΩ is
connected to VDD/2 and VDD = 5.5V. Refer to
Figure 2-19 and Figure 2-20 for more information.
These op amps are designed to drive light loads; use
another amplifier to buffer the output from heavy loads.
4.2.3
CHIP SELECT (CS)
The single MCP6V08 has a Chip Select (CS) pin.
When CS is pulled high, the supply current for the
corresponding op amp drops to about 1 µA (typical),
and is pulled through the CS pin to VSS. When this
happens, the amplifier is put into a high impedance
state. By pulling CS low, the amplifier is enabled. If the
CS pin is left floating, the internal pull-down resistor
(about 5 M
Ω) will keep the part on. Figure 1-4 shows
the output voltage and supply current response to a CS
pulse.
Bond
Pad
Bond
Pad
Bond
Pad
VDD
VIN+
VSS
Input
Stage
Bond
Pad
VIN
V1
MCP6V0X
R1
VDD
D1
R1 >
VSS – (minimum expected V1)
2mA
VOUT
R2 >
VSS – (minimum expected V2)
2mA
V2
R2
D2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com