データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PC87309VLJ データシート(PDF) 32 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 PC87309VLJ
部品情報  PC87309 SuperI/O Plug and Play Compatible Chip in Compact 100-Pin VLJ Packaging
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87309VLJ データシート(HTML) 32 Page - National Semiconductor (TI)

Back Button PC87309VLJ Datasheet HTML 28Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 29Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 30Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 31Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 32Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 33Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 34Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 35Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 36Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 192 page
background image
Configuration
32
www.national.com
2.8
SUPERI/O UART1 CONFIGURATION REGISTER
(LOGICAL DEVICE 3)
This read/write register is reset by hardware to 02h. Its bits
function like the bits in the SuperI/O UART2 Configuration
register
2.9
SUPERI/O KBC CONFIGURATION REGISTER
(LOGICAL DEVICE 6)
This read/write register is reset by hardware to 40h.
Bit 0 - TRI-STATE Control
When set, it causes the KBC pins (including the mouse
clock and mouse data, but excluding DMA and IRQ), to be
in TRI-STATE when the KBC is inactive (disabled).
Bits 5-1 - Reserved
Bits 7,6 - KBC Clock Source
Bit 6 is the LSB. The clock source can be changed only
when the KBC is inactive (disabled).
00: 8 MHz
01: 12 MHz
10: 16 MHz.
11: Reserved.
2.10 CONFIGURATION REGISTER BITMAPS
TRI-STATE Control for
Bank Select Enable
76543210
Reset
Required
0
1
0
0
0
0
0
0
Index F0h
Configuration Register,
SuperI/O UART1
Power Mode Control
Busy Indicator
Reserved
UART1 Pins
Reserved
KBC Clock Source
76543210
Reset
Required
0
0
0
0
0
0
1
0
SuperI/O KBC
Index F0h
Configuration
Register,
TRI-STATE Control
76543210
Reset
Required
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
SID
Index 20h
Register,
Chip ID
General Purpose Scratch Bits
76543210
Reset
Required
0
x
1
0
x
0
0
0
SuperI/O Configuration 1
Index 21h
BADDR0
PC-AT or PS/2 Drive Mode Select
BADDR1
CFG0
Lock Scratch Bit
KBC-Lock
Register (SIOCF1),
76543210
Reset
Required
0
0
0
0
0
0
0
0
SuperI/O Configuration 2
Index 22h
Register (SIOCF2),
MTR0/DRATE0 Select
MTR1/P12 Select
DR0,1 Function
DR1/DENSEL Select
IRRX1/P12/DRATE0 Select
IRTX/DENSEL Select
Reserved
76543210
Reset
Required
x
x
x
x
x
x
x
x
SRID
Index 27h
Register,
Chip Revision ID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com