| データシートサーチシステム |
|
PC87309VLJ データシート(PDF) 11 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87309VLJ データシート(HTML) 11 Page - National Semiconductor (TI) |
|
11 / 192 page ![]() 11 Table of Contents www.national.com 10.2.15 Group 15 .................................................................................................................... 170 10.2.16 Group 18 .................................................................................................................... 170 10.3 AC ELECTRICAL CHARACTERISTICS .................................................................................. 171 10.3.1 AC Test Conditions .................................................................................................... 171 10.3.2 Clock Timing .............................................................................................................. 171 10.3.3 Microprocessor Interface Timing ............................................................................... 172 10.3.4 Baud Output Timing ................................................................................................... 174 10.3.5 Transmitter Timing ..................................................................................................... 175 10.3.6 Receiver Timing ......................................................................................................... 176 10.3.7 UART, Sharp-IR, SIR and Consumer Remote Control Timing .................................. 178 10.3.8 IRSLn Write Timing ................................................................................................... 179 10.3.9 Modem Control Timing .............................................................................................. 179 10.3.10 FDC DMA Timing ...................................................................................................... 180 10.3.11 ECP DMA Timing ...................................................................................................... 181 10.3.12 UART2 DMA Timing .................................................................................................. 182 10.3.13 Reset Timing ............................................................................................................. 183 10.3.14 FDC - Write Data Timing ........................................................................................... 183 10.3.15 FDC - Drive Control Timing ....................................................................................... 184 10.3.16 FDC - Read Data Timing ........................................................................................... 184 10.3.17 Standard Parallel Port Timing .................................................................................... 185 10.3.18 Enhanced Parallel Port 1.7 Timing ............................................................................ 186 10.3.19 Enhanced Parallel Port 1.9 Timing ............................................................................ 187 10.3.20 Extended Capabilities Port (ECP) Timing .................................................................. 188 Glossary ..................................................................................................................................................... 189 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |