データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PC87309VLJ データシート(PDF) 17 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 PC87309VLJ
部品情報  PC87309 SuperI/O Plug and Play Compatible Chip in Compact 100-Pin VLJ Packaging
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87309VLJ データシート(HTML) 17 Page - National Semiconductor (TI)

Back Button PC87309VLJ Datasheet HTML 13Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 14Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 15Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 16Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 17Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 18Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 19Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 20Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 21Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 192 page
background image
Signal/Pin Connection and Description
17
www.national.com
RI2,1
97,87
UART1
Input
Group 1
Ring Indicators (Modem) – When low, this signal indicates that a
telephone ring signal has been received by the modem.
The RI1 and RI2 pins have schmitt-trigger input buffers.
RI2 is multiplexed with DENSEL and available only in Two-UART
mode.
RTS2,1
98,88
UART1,
UART2
Output
Group 12
Request to Send – When low, these output signals indicate to the
modem or other data transfer device that the corresponding UART1
or UART2 is ready to exchange data.
A Master Reset (MR) sets RTS to inactive high. Loopback operation
holds it inactive.
RTS2 is multiplexed on pin 98 with IRSL1 and ID1, and available only
in Two-UART mode. RTS1 is multiplexed on pin 88 with BADDR1.
SIN2,1
99,89
UART1,
UART2
Input
Group 1
Serial Input – This input signal receives composite serial data from
the communications link (peripheral device, modem or other data
transfer device).
SIN2 is multiplexed on pin 99 with ID3 and available only in Two-
UART mode.
SLCT
69
Parallel Port
Input
Group 2
Select – This input signal is set active high by the printer when the
printer is selected. This pin is internally connected to a nominal 25 K
pull-down resistor.
SLIN
73
Parallel Port
I/O
Group 8
Select Input – When this signal is active low it selects the printer.
This signal is in TRI-STATE after a 0 is loaded into the corresponding
control register bit. Use an external 4.7 K
Ω pull-up resistor.
This signal is multiplexed with ASTRB.
SOUT2,1
100,92
UART1,
UART2
Output
Group 12
Serial Output – This output signal sends composite serial data to the
communications link (peripheral device, modem or other data transfer
device).
The SOUT2,1 signals are set active high after a Master Reset (MR).
SOUT2 is multiplexed on pin 100 with IRRX2, IRSL0 and ID0, and is
available only in Two-UART mode.
SOUT1 is multiplexed on pin 92 with CFG0.
STB
67
Parallel Port
I/O
Group 8
Data Strobe – This output signal indicates to the printer that valid
data is available at the printer port.
This signal is in TRI-STATE after a 0 is loaded into the corresponding
control register bit.
An external 4.7 K
Ω pull-up resistor should be employed.
For Input mode see bit 5, described in Section 4.5.16.
This signal is multiplexed with WRITE.
STEP
51
FDC
Output
Group 11
Step – This output signal issues pulses to the disk drive at a software
programmable rate to move the head during a seek operation.
TC
25
ISA-Bus
Input
Group 1
DMA Terminal Count – The DMA controller issues TC to indicate the
termination of a DMA transfer. TC is accepted only when a DACK
signal is active.
TC is active high in PC-AT mode, and active low in PS/2 mode.
TRK0
55
FDC
Input
Group 1
Track 0 – This input signal indicates to the controller that the head of
the selected floppy disk drive is at track 0.
VDD
90,41
Power
Supply
Input
Main 5 V Power Supply – This signal is the 5 V supply voltage for
the digital circuitry.
VSS
91,65,40,
15
Power
Supply
Output
Ground – This signal provides the ground for the digital circuitry.
WAIT
66
Parallel Port
Input
Group 2
Wait – In EPP mode, the parallel port device uses this signal to
extend its access cycle. WAIT is active low. This signal is multiplexed
with BUSY. See TABLE 4-12 on page 101 for more information.
Signal/Pin
Name
Pin
Number
Module
I/O and
Group #
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com