データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PC87309VLJ データシート(PDF) 15 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 PC87309VLJ
部品情報  PC87309 SuperI/O Plug and Play Compatible Chip in Compact 100-Pin VLJ Packaging
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87309VLJ データシート(HTML) 15 Page - National Semiconductor (TI)

Back Button PC87309VLJ Datasheet HTML 11Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 12Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 13Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 14Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 15Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 16Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 17Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 18Page - National Semiconductor (TI) PC87309VLJ Datasheet HTML 19Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 192 page
background image
Signal/Pin Connection and Description
15
www.national.com
DSR2,1
95,85
UART1,
UART2
Input
Group 1
Data Set Ready – When low, this signal indicates that the data
transfer device, e.g., modem, is ready to establish a communications
link.
DSR2 is multiplexed with DRATE0 and available only in Two-UART
mode.
DSTRB
74
Parallel Port
Output
Group 8
Data Strobe – This signal is used in EPP mode as a data strobe. It
is active low.
DSTRB is multiplexed with AFD. See TABLE 4-12 on page 101 for
more information.
DTR2,1
96,86
UART1,
UART2
Output
Group 12
Data Terminal Ready – When low, this output signal indicates to the
modem or other data transfer device that the UART1 or UART2 is
ready to establish a communications link.
A Master Reset (MR) deactivates this signal high, and loopback
operation holds this signal inactive.
DTR1 is multiplexed with BADDR0 and with BOUT1.
DTR2 is multiplexed with IRSL2/ID2/BOUT2 and is available only in
Two-UART mode. (BOUT2 is multiplexed implicitly and controlled by
UART2.)
ERR
71
Parallel Port
Input
Group 3
Error – This input signal is set active low by the printer when it has
detected an error. This pin is internally connected to an internal weak
pull-up.
HDSEL
52
FDC
Output
Group 11
Head Select – This output signal determines which side of the FDD
is accessed. Active low selects side 1, inactive selects side 0.
ID3
ID2
ID1
ID0
99
96
98
100
UART2
Input
Group 1
Identification – These ID signals identify the infrared transceiver for
Plug and Play support. These pins are read after reset.
ID0,1,2 are multiplexed implicitly with IRSL0,1,2 respectively by the
UART2 cell.
ID3 is multiplexed with SIN2.
ID2 is multiplexed with BOUT2, DTR2, IRSL2.
ID1 is multiplexed with RTS2, IRSL1
ID0 is multiplexed with SOUT2,IRSL0, IRRX2
INDEX
56
FDC
Input
Group 1
Index – This input signal indicates the beginning of an FDD track.
INIT
72
Parallel Port
I/O
Group 8
Initialize – When this signal is active low, it causes the printer to be
initialized. This signal is in TRI-STATE after a 1 is loaded into the
corresponding control register bit.
An external 4.7 K
Ω pull-up resistor should be employed.
IOCHRDY
22
ISA-Bus
Output
Group 15
I/O Channel Ready – This is the I/O channel ready open drain output
signal. When IOCHRDY is driven low, the EPP extends the host cycle.
IORD
23
ISA-Bus
Input
Group 1
I/O Read – An active low RD input signal indicates that the
microprocessor has read data.
IOWR
24
ISA-Bus
Input
Group 1
I/O Write – WR is an active low input signal that indicates a write
operation from the microprocessor to the controller.
IRQ1
IRQ7-3
IRQ12
26
31-27
32
ISA-Bus
I/O
Group 10
Interrupt Requests 1, 3, 4, 5, 6, 7 and 12 – IRQ polarity and push-
pull or open-drain output selection is software configurable by the
logical device mapped to the IRQ line.
Keyboard Controller (KBC) or Mouse interrupts can be configured by
the Interrupt Request Type Select 0 register (index 71h) as either
edge or level.
IRRX2,1
100,43
UART2
Input
Group 18
Infrared Reception 1 and 2 – Infrared serial input data.
IRRX1 is multiplexed with P12/DRATE0 and is available only in Two-
UART mode.
IRRX2 is multiplexed with SOUT2/IRSL0/ID0 and is available only in
Full-IR mode.
Signal/Pin
Name
Pin
Number
Module
I/O and
Group #
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com