データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC32RF83 データシート(PDF) 111 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC32RF83
部品情報  ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF83 データシート(HTML) 111 Page - Texas Instruments

Back Button ADC32RF83 Datasheet HTML 107Page - Texas Instruments ADC32RF83 Datasheet HTML 108Page - Texas Instruments ADC32RF83 Datasheet HTML 109Page - Texas Instruments ADC32RF83 Datasheet HTML 110Page - Texas Instruments ADC32RF83 Datasheet HTML 111Page - Texas Instruments ADC32RF83 Datasheet HTML 112Page - Texas Instruments ADC32RF83 Datasheet HTML 113Page - Texas Instruments ADC32RF83 Datasheet HTML 114Page - Texas Instruments ADC32RF83 Datasheet HTML 115Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 138 page
background image
111
ADC32RF80, ADC32RF83
www.ti.com
SBAS774A – MAY 2016 – REVISED DECEMBER 2016
Product Folder Links: ADC32RF80 ADC32RF83
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
8.5.13.5 Register 00Bh-00Ch (address = 00Bh-00Ch), Power Detector Page
Figure 223. Register 00Bh
7
6
5
4
3
2
1
0
DWELL[7:0]
R/W-0h
LEGEND: R/W = Read/Write; -n = value after reset
Figure 224. Register 00Ch
7
6
5
4
3
2
1
0
DWELL[15:8]
R/W-0h
LEGEND: R/W = Read/Write; -n = value after reset
Table 102. Register 00Bh-00Ch Field Descriptions
Bit
Field
Type
Reset
Description
7-0
DWELL
R/W
0h
DWELL time counter.
When the computed block peak crosses the upper thresholds
BLKTHHH or BLKTHLH, the peak detector output flags are set.
In order to be reset, the computed block peak must remain
continuously lower than the lower threshold (BLKTHHL or
BLKTHLL) for the period specified by the DWELL value. This
threshold is 16 bits, is specified in terms of fS / 8 clock cycles,
and must be set to 0 for the crossing detector. Example: if fS = 3
GSPS, fS / 8 = 375 MHz, and DWELL = 0100h then the DWELL
time = 29 / 375 MHz = 1.36 µs.
8.5.13.6 Register 00Dh (address = 00Dh), Power Detector Page
Figure 225. Register 00Dh
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
FILT0LPSEL
W-0h
W-0h
W-0h
W-0h
W-0h
W-0h
W-0h
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Table 103. Register 00Dh Field Descriptions
Bit
Field
Type
Reset
Description
7-1
0
W
0h
Must write 0
0
FILT0LPSEL
R/W
0h
This bit selects either the block detector output or 2-bit output as
the input to the IIR filter.
0 = Use the output of the high comparators (HH and HL) as the
input of the IIR filter
1 = Combine the output of the high (HH and HL) and low (LH
and LL) comparators to generate a 3-level input to the IIR filter
(–1, 0, 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com