データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 512 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 512 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 508Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 509Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 510Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 511Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 512Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 513Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 514Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 515Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 516Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 512 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 480 of 1468
REJ09B0412-0200
11.4
Transfer Modes
11.4.1
Ordinary Modes
The ordinary modes of EXDMAC are summarized in table 11.4. The transfer mode can be set
independently for each channel.
Table 11.4
Ordinary Modes
Address Register
Address
Mode
Transfer Mode
Activation Source
Common Function
Source
Destination
Dual
address
mode
•
Normal transfer
mode
•
Repeat transfer
mode
•
Block transfer
mode
(Repeat size/
block size
= 1 to 65,536 bytes/
word/longword)
•
Auto-request
(activated by the
CPU)
•
External request
•
Total transfer size:
1 to 4 Gbytes,
or no specification
•
Offset addition
•
Extended repeat
area function
EDSAR
EDDAR
Single
address
mode
•
Direct data transfer to/from external devices using
EDACK pin
instead of source or destination address register
•
Above transfer mode can be specified in addition to address
register setting
•
One transfer possible in one bus cycle
(Transfer mode variations are the same as in dual address mode.)
EDSAR/
EDACK
EDACK/
EDDAR
When the activation source is an auto-request, cycle steal mode or burst mode can be selected.
When the total transfer size is not specified (EDTCR = H'00000000), the transfer counter is halted
and the transfer count is not restricted, allowing continuous transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com