データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663M データシート(PDF) 1302 Page - Renesas Technology Corp

部品番号 H8SX/1663M
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M データシート(HTML) 1302 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1298Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1299Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1300Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1301Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1302Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1303Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1304Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1305Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1306Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1302 / 1504 page
background image
Section 28 Power-Down Modes
Rev. 2.00 Sep. 24, 2008 Page 1270 of 1468
REJ09B0412-0200
28.8.4
B
φ/SDRAMφ Operation after Exit from Deep Software Standby Mode
When the IOKEEP bit is 0, B
φ/SDRAMφ output is undefined for a maximum of one cycle
immediately after exit from deep software standby mode. At this time, the output state cannot be
guaranteed. Even when the IOKEEP bit is set to 1, B
φ/SDRAMφ output is undefined for a
maximum of one cycle immediately after the IOKEEP bit is cleared to 0 after deep software
standby mode was canceled, and the output state cannot be guaranteed
However, clock can be normally output by canceling deep software standby mode with the
IOKEEP bit set to 1 and then controlling the B
φ/SDRAMφ οutput with the IOKEEP and PSTOP1
bits. Following procedure takes B
φ for example. (See figure 28.3)
1. Change the value of the PSTOP1 bit from 0 to 1 to fix the B
φ output at the high level (given
that the B
φ output was already fixed high).
2. Clear the IOKEEP bit to 0 to end retention of the B
φ state.
3. Clear the PSTOP1 bit to 0 to enable B
φ output.
In case of the SDRAM
φ, clock can be normally output by controlling the PSTOP0 bit instead of
the PSTOP1 bit in the same way as the procedure above mentioned. For the port state when the
IOKEEP bit is set to 1, see section 28.8.3, Pin State on Exit from Deep Software Standby Mode.
Deep software standby mode
Oscillator
NMI
Internal reset
I
φ
Clock is undefined
IOKEEP
cleared
PSTOP1
set
IOKEEP
cleared
PSTOP1
cleared
When IOKEEP = 1, the clock can be normally output
by using the PSTOP1 bit.
B
φ
When IOKEEP = 0
When IOKEEP = 1
(IOKEEP=1)
B
φ
(1) B
φ output cannot be guaranteed.
(2) The procedure to guarantee B
φ output is used.
Figure 28.3 B
φ Operation after Exit from Deep Software Standby Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com