データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MEC1322 データシート(PDF) 60 Page - Microchip Technology

部品番号 MEC1322
部品情報  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 データシート(HTML) 60 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 56Page - Microchip Technology MEC1322 Datasheet HTML 57Page - Microchip Technology MEC1322 Datasheet HTML 58Page - Microchip Technology MEC1322 Datasheet HTML 59Page - Microchip Technology MEC1322 Datasheet HTML 60Page - Microchip Technology MEC1322 Datasheet HTML 61Page - Microchip Technology MEC1322 Datasheet HTML 62Page - Microchip Technology MEC1322 Datasheet HTML 63Page - Microchip Technology MEC1322 Datasheet HTML 64Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 456 page
background image
MEC1322
DS00001719D-page 60
 2014 - 2015 Microchip Technology Inc.
3.9.7
SYSTEM SLEEP CONTROL REGISTER (SYS_SLP_CNTRL)
The System Sleep States shown in Table 3-10 and determined by the bits in this register, are only entered if all blocks
are sleeping; that is, if the sleep enable bits are set for all blocks and no clocks are required.
14 ACPI EC 1 Clock Required
0: block does NOT need clocks.
1: block requires clocks.
R0h
VCC1_R
ESET
13 ACPI EC 0 Clock Required
0: block does NOT need clocks.
1: block requires clocks.
R0h
VCC1_R
ESET
12 GLBL_CFG Clock Required
0: block does NOT need clocks.
1: block requires clocks.
R-
VCC1_R
ESET
11:2 RESERVED
RES
1 UART 0 Clock Required
0: block does NOT need clocks.
1: block requires clocks.
R-
VCC1_R
ESET
0 LPC Clock Required
0: block does NOT need clocks.
1: block requires clocks.
R-
VCC1_R
ESET
Offset
18h
Bits
Description
Type
Default
Reset
Event
31:3 RESERVED
RES
2 Core regulator standby
0: keep regulator fully operational when sleeping.
1: standby the regulator when sleeping. Allows enough power for
chip static operation for memory retention.
R/W
0h
VCC1_R
ESET
1 Ring oscillator output gate
0: keep ROSC ungated when sleeping.
1: gate the ROSC output when sleeping.
R/W
0h
VCC1_R
ESET
0 Ring oscillator power down
0: keep ROSC operating when sleeping.
1: disable ROSC when sleeping. Clocks will start on wakeup, but
there is a clock lock latency penalty.
R/W
0h
VCC1_R
ESET
Offset
14h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com