データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MEC1322 データシート(PDF) 71 Page - Microchip Technology

部品番号 MEC1322
部品情報  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 データシート(HTML) 71 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 67Page - Microchip Technology MEC1322 Datasheet HTML 68Page - Microchip Technology MEC1322 Datasheet HTML 69Page - Microchip Technology MEC1322 Datasheet HTML 70Page - Microchip Technology MEC1322 Datasheet HTML 71Page - Microchip Technology MEC1322 Datasheet HTML 72Page - Microchip Technology MEC1322 Datasheet HTML 73Page - Microchip Technology MEC1322 Datasheet HTML 74Page - Microchip Technology MEC1322 Datasheet HTML 75Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 71
MEC1322
3.9.18
POWER RESET CONTROL (PWR_RST_CTRL) REGISTER
3 ADC Reset Enable
0: block will not be reset on sleep.
1: block will be reset on sleep.
R/W
0h
VCC1_R
ESET
2:0 RESERVED
RES
Note:
If a block is configured such that it is to be reset when it goes to sleep, then registers within the block may
not be writable when the block is asleep.
Offset
48h
Bits
Description
Type
Default
Reset
Event
31:1 RESERVED
RES
0 iRESET_OUT
The iRESET_OUT bit is used by firmware to control the internal
nSIO_RESET signal function and the external nRESET_OUT pin.
The external pin nRESET_OUT is always driven by nSIO_RESET.
Firmware can program the state of iRESET_OUT except when the
VCC PWRGD bit is not asserted (‘0’), in which case iRESET_OUT is
‘don’t care’ and nSIO_RESET is asserted (‘0’) (TABLE 3-11:).
The internal nSIO_RESET signal is asserted when iRESET_OUT is
asserted even if the nRESET_OUT pin is configured as an alternate
function.
The iRESET_OUT bit must be cleared to take the Host out of reset.
R/W
1h
VCC1_R
ESET
TABLE 3-11:
iRESET_OUT BIT BEHAVIOR
VCC PWRGD
iRESET_OUT
nSIO_RESET &
nRESET_OUT
Description
0
X
0 (ASSERTED)
The iRESET_OUT bit does not affect the state of
nSIO_RESET when VCC PWRGD is not asserted.
1
1
0 (ASSERTED)
The iRESET_OUT bit can only be written by firmware
when VCC PWRGD is asserted.
01 (NOT
ASSERTED)
Offset
44h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com