データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MEC1322 データシート(PDF) 66 Page - Microchip Technology

部品番号 MEC1322
部品情報  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 データシート(HTML) 66 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 62Page - Microchip Technology MEC1322 Datasheet HTML 63Page - Microchip Technology MEC1322 Datasheet HTML 64Page - Microchip Technology MEC1322 Datasheet HTML 65Page - Microchip Technology MEC1322 Datasheet HTML 66Page - Microchip Technology MEC1322 Datasheet HTML 67Page - Microchip Technology MEC1322 Datasheet HTML 68Page - Microchip Technology MEC1322 Datasheet HTML 69Page - Microchip Technology MEC1322 Datasheet HTML 70Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 456 page
background image
MEC1322
DS00001719D-page 66
 2014 - 2015 Microchip Technology Inc.
3.9.13
PCR CHIP SUB-SYSTEM POWER RESET STATUS (CHIP_PWR_RST_STS)
Note 3-15
This read-only status bit always reflects the current status of the event and is not affected by any
Reset events.
Offset
34h
Bits
Description
Type
Default
Reset
Event
31:12 RESERVED
RES
11 PCICLK_ACTIVE
This bit monitors the state of the PCI clock input. This status bit
detects edges on the clock input but does not validate the frequency.
0: The 33MHz PCI clock input is not present.
1: The 33MHz PCI clock is present.
R-
VCC1_R
ESET
10 32K_ACTIVE
This bit monitors the state of the 32K clock input. This status bit
detects edges on the clock input but does not validate the frequency.
0: The 32K clock input is not present. The internal 32K clock is
derived from the ring oscillator
1: The 32K clock input is present. The internal 32K clock is derived
from the pin and the ring oscillator is synchronized to the external
32K clock.
R-
VCC1_R
ESET
9:7 RESERVED
RES
6 VCC1 reset status
Indicates the status of VCC1_RESET.
0 = No reset occurred since the last time this bit was cleared.
1 = A reset occurred.
Note:
The bit will not clear if a write 1 is attempted at the same
time that a VCC1_RST_N occurs, this way a reset event
is never missed.
R/WC
1h
VCC1_R
ESET
5 VBAT reset status
Indicates the status of VBAT_POR.
0 = No reset occurred while VCC1 was off or since the last time this
bit was cleared.
1 = A reset occurred.
Note:
The bit will not clear if a write 1 is attempted at the same
time that a VBAT_RST_N occurs, this way a reset event
is never missed.
R/WC
-
VCC1_R
ESET
4 RESERVED
RES
3 SIO_Reset Status
Indicates the status of nSIO_RESET.
0 = reset active.
1 = reset not active.
Rxh
Note 3-
15
2 VCC Reset Status
Indicates the status of PWRGD.
0 = reset active (PWRGD not asserted).
1 = reset not active (PWRGD asserted).
Rxh
Note 3-
15
1:0 RESERVED
RES



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com