HD404369F datasheet(33/117 Pages) RENESAS

33 / 117 page

HD404369 Series

but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register,

carry flag, and serial data register cannot be guaranteed.

Watch Mode: In watch mode, the clock function (timer A) using the X1 and X2 oscillator operates, but

other function operations stop. Therefore, the power dissipation in this mode is the second least to stop

mode, and this mode is convenient when only clock display is used. In this mode, the OSC

1 and OSC2

oscillator stops, but the X1 and X2 oscillator operates. The MCU enters watch mode if the STOP

instruction is executed in active mode when TMA3 = 1, or if the STOP or SBY instruction is executed in

subactive mode.

Watch mode is terminated by a

RESET input or a timer-A/INT

0 interrupt request. For details of RESET

input, refer to the Stop Mode section. When terminated by a timer-A/

INT

0 interrupt request, the MCU

enters active mode if LSON = 0, or subactive mode if LSON = 1. After an interrupt request is generated,

the time required to enter active mode is t

RC for a timer A interrupt, and TX (where T + tRC < TX < 2T + tRC)

for an

INT

0 interrupt, as shown in figures 14 and 15.

Operation during mode transition is the same as that at standby mode cancellation (figure 12).

Stop mode

Oscillator

Internal

clock

STOP instruction execution

tres ≥ tRC (stabilization period)

tres

RESET

STOPC

Figure 13 Timing of Stop Mode Cancellation

Subactive Mode: The OSC

1 and OSC2 oscillator stops and the MCU operates with a clock generated by

the X1 and X2 oscillator. In this mode, functions except the A/D conversion operate. However, because the

operating clock is slow, the power dissipation becomes low, next to watch mode.

The CPU instruction execution speed can be selected as 244

µs or 122 µs by setting bit 2 (SSR12) of the

system clock select register 1 (SSR1: $027). Note that the SSR12 value must be changed in active mode. If

the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active

mode, depending on the statuses of the low speed on flag (LSON: $020, bit 0) and the direct transfer on

flag (DTON: $020, bit 3).

Interrupt Frame: In watch and subactive modes, ø

CLK is applied to timer A and the INT0 circuit. Prescaler

W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three

interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: $00C) (figure 15).

In watch and subactive modes, the timer-A/

INT

0 interrupt is generated synchronously with the interrupt

frame. The interrupt request is generated synchronously with the interrupt strobe timing except during

transition to active mode. The falling edge of the

INT

0 signal is input asynchronously with the interrupt

HD404369F データシート(PDF) 33 Page - Renesas Technology Corp

HD404369F データシート(HTML) 33 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード