L99DZ320 datasheet(79/146 Pages) STMICROELECTRONICS

79 / 146 page

Serial peripheral interface (SPI)

A 32-bit SPI is used for bidirectional communication with the microcontroller.

The SPI is driven by a microcontroller with its SPI peripheral running in the following mode:

CPOL = 0 and CPHA = 0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed

from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS compatible output pins and one

input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If

CSN = 0, the DO-pin reflects the global error flag (fault condition) of the device.

Chip select not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) is in high

impedance state. A low signal activates the output driver and a serial communication can be started. The state

during CSN = 0 is called a communication frame.

If CSN = low for t > tCSNfail the DO output is switched to high impedance in order to not block the signal line for

other SPI nodes.

Serial data in (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising

edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the

content of the shift register is transferred to the data input register. The writing to the selected data input register

is only enabled if exactly 32 bits are transmitted within one communication frame (that is CSN low). If more or less

clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to

avoid an activation of the output stages by a wrong communication frame.

Note:

due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus

by controlling the CSN signal of the connected IC's is recommended.

Serial data out (DO)

The data output driver is activated by a logical low level at the CSN input and go from high impedance to a low or

high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to

low transition of the CSN pin transfers the content of the selected status register into the data out shift register.

Each subsequent falling edge of the CLK shifts the next bit out.

Serial clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the

rising edge of the CLK and the data output (DO) changes with the falling edge of the CLK signal. The SPI can be

driven with a CLK frequency up to 4 MHz.

4.1

ST SPI 4.0

The ST SPI is a standard used in ST Automotive ASSP devices.

This chapter describes the SPI protocol standardization. It defines a common structure of the communication

frames and defines specific addresses for product and status information.

The ST SPI allows the usage of generic software to operate the devices while maintaining the required flexibility

to adapt it to the individual functionality of a particular product. In addition, failsafe mechanisms are implemented

to protect the communication from external influences and a wrong or unwanted usage.

The device serial peripheral interface is compliant to the ST SPI standard rev. 4.0.

L99DZ320

Serial peripheral interface (SPI)

DS14235 - Rev 5

page 79/146

L99DZ320 データシート(PDF) 79 Page - STMicroelectronics

L99DZ320 データシート(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード