データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L99DZ320 データシート(PDF) 40 Page - STMicroelectronics

部品番号 L99DZ320
部品情報  Automotive rear door device with CAN FD and LIN
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99DZ320 データシート(HTML) 40 Page - STMicroelectronics

Back Button L99DZ320 Datasheet HTML 36Page - STMicroelectronics L99DZ320 Datasheet HTML 37Page - STMicroelectronics L99DZ320 Datasheet HTML 38Page - STMicroelectronics L99DZ320 Datasheet HTML 39Page - STMicroelectronics L99DZ320 Datasheet HTML 40Page - STMicroelectronics L99DZ320 Datasheet HTML 41Page - STMicroelectronics L99DZ320 Datasheet HTML 42Page - STMicroelectronics L99DZ320 Datasheet HTML 43Page - STMicroelectronics L99DZ320 Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 146 page
background image
Table 41. DI, CLK and CSN timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Item
tCLK
Clock period
V1 = 5 V
250
ns
B.013
tCLKH
Clock high time
V1 = 5 V
106.25
ns
B.014
tCLKL
Clock low time
V1 = 5 V
106.25
ns
B.015
tset CSN
CSN setup time, CSN low before rising edge of CLK
V1 = 5 V
150
ns
B.016
tset CLK
CLK setup time, CLK high before rising edge of CSN
V1 = 5 V
150
ns
B.017
tset DI
DI setup time
V1 = 5 V
25
ns
B.018
thold DI
DI hold time
V1 = 5 V
25
ns
B.019
tr in(1)
Rise time of input signal DI, CLK, CSN
V1 = 5 V
25
ns
B.020
tf in(1)
Fall time of input signal DI, CLK, CSN
V1 = 5 V
25
ns
B.021
1. Parameter specified by design, not tested in production.
See also Figure 11. SPI input timing.
Table 42. Output DO
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Item
VDOL
Output low level
V1 = 5 V, IDO = -4mA
0.5
V
B.022
VDOH
Output high level
V1 = 5 V, IDO = 4 mA
V1-0.5
V
B.023
IDOLK
Tristate leakage current
VCSN = V1, 0 V < VDO < V1
-10
10
μA
B.024
CDO(1)
Tristate input capacitance
VCSN = V1,
0 V < V1 < 5.3 V
10
15
pF
B.025
1. Parameter specified by design, not tested in production.
Table 43. DO timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Item
tr DO(1)
DO rise time
CL = 50 pF, Iload = -1 mA
from 0.3 V1 to 0.7 V1
25
ns
B.026
tf DO(1)
DO fall time
CL = 50 pF, Iload = 1 mA
from 0.3 V1 to 0.7 V1
25
ns
B.027
ten DO tri L(1)
DO enable time from tristate to low level
CL = 50 pF, Iload = 1 mA
pull-up load to V1
50
100
ns
B.028
tdis DO L tri(1)
DO disable time from low level to 3-state
CL = 50 pF, Iload = 4 mA
pull-up load to V1
50
100
ns
B.029
ten DO tri H(1)
DO enable time from tristate to high level
CL = 50 pF, Iload = -1 mA
pull-down load to GND
50
100
ns
B.030
td DO(1)
DO delay time
VDO < 0.3 V1 or VDO > 0.7 V1,
CL = 50 pF
30
60
ns
B.032
1. Parameter is specified by design, not tested in production.
See Figure 12. SPI output timing.
L99DZ320
Electrical specifications
DS14235 - Rev 5
page 40/146



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com