L99DZ320 datasheet(31/146 Pages) STMICROELECTRONICS

31 / 146 page

Table 25. CAN transmit data input: pin TXDC

Symbol

Parameter

Test condition

Min. Typ. Max. Unit Item

VTXDCLOW

Input voltage dominant level Active mode

1.0 1.45

2.0

E.004

VTXDCHIGH

Input voltage recessive level Active mode

1.2 1.85

2.3

E.005

VTXDCHYS

VTXDCHIGH - VTXDCLOW

Active mode

0.2

0.7

E.006

RTXDCPU

TXDC pull-up resistor

Active Mode

110

kΩ

E.007

td,TXDC(dom-rec)

TXDC - CANH,L delay time

dominant - recessive

RL = from 50 Ω to 65 Ω,

70 % VTXD – 30% VDIFF, 5.5 V ≤ VS ≤ 18 V,

TXDC rise time = 10 ns (10% - 90%)

120

E.008

td,TXDC(rec-diff)

TXDC - CANH,L delay

time recessive - dominant

RL = from 50 Ω to 65 Ω,

30 % VTXD – 70% VDIFF, 5.5 V ≤ VS ≤ 18 V,

TXDC fall time = 10 ns (90% - 10%)

120

E.009

tdom(TXDC)

TXDC dominant time-out

Tested by scan

0.8

ms E.010

Table 26. CAN receive data output: pin RXDC

Symbol

Parameter

Test condition

Min.

Typ.

Max. Unit Item

VRXDCLOW

Output voltage dominant level

Active mode,

IRXDC = 2 mA

0.2

0.5

E.011

VRXDCHIGH

Output voltage recessive level

Active mode,

IRXDC = -2 mA

V1-0.5 V1-0.2

E.012

tr,RXDC (1)

RXDC rise time

CL = 15 pF,

30% - 70% VRXDC

E.013

tf,RXDC(1)

RXDC fall time

CL = 15 pF,

70% - 30% VRXDC

E.014

td,RXDC(dom-rec)(1)

CANH,L – RXDC delay time dominant -

recessive

CL = 15 pF,

30% VDIFF – 70% VRXDC

120

E.015

td,RXDC(rec - dom)(1)

CANH,L – RXDC delay time recessive -

dominant

CL = 15 pF,

70% VDIFF – 30% VRXDC

120

E.016

1. Specified by design, not tested in production.

Table 27. CAN transmitter dominant output characteristics

Symbol

Parameter

Test condition

Min. Typ. Max. Unit Item

VCANHdom

Single ended CANH voltage

level in dominant state

VTXDC = VTXDCLOW,

RL = from 50 Ω to 65 Ω

2.75 3.5

4.5

E.017

VCANLdom

Single ended CANL voltage

level in dominant state

VTXDC = VTXDCLOW,

RL = from 50 Ω to 65 Ω

0.5

1.5

2.25

E.018

VDIFF,dom

Differential output voltage in

dominant state:

VCANHdom- VCANLdom

VTXDC = VTXDCLOW,

RL = from 50 Ω to 65 Ω

1.5

2.0

E.019

VDIFF_Arb

Differential output voltage in

dominant state during

arbitration:

VCANHdom-VCANLdom

VTXDC = VTXDCLOW, RL = 2240 Ω

1.5

E.099

L99DZ320

Electrical specifications

DS14235 - Rev 5

page 31/146

L99DZ320 データシート(PDF) 31 Page - STMicroelectronics

L99DZ320 データシート(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

L99DZ320 データシート(PDF) 31 Page - STMicroelectronics

L99DZ320 データシート(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード